



Pages 1 to 37

**INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS
32/40-BIT IEEE FLOATING POINT DIGITAL SIGNAL
PROCESSOR, WITH THREE STATE OUTPUTS**

BASED ON TYPE TSC21020F

ESCC Detail Specification No. 9512/002

Issue 3

June 2008



Document Custodian: European Space Agency - see <https://escies.org>

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2008. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

DOCUMENTATION CHANGE NOTICE

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
415	Specification up issued to incorporate editorial and technical changes per DCR.

TABLE OF CONTENTS

1.	<u>GENERAL</u>	<u>5</u>
1.1	Scope	5
1.2	Applicable Documents	5
1.3	Terms, Definitions, Abbreviations, Symbols and Units	5
1.4	The ESCC Component Number and Component Type Variants	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	Maximum Ratings	5
1.6	Handling Precautions	6
1.7	Physical Dimensions and Terminal Identification	7
1.7.1	Multilayer Quad Flat Package (MQFP-F256) - 256 Leads	7
1.8	Functional Diagram	8
1.9	Pin Assignment	9
1.10	Timing Diagrams	18
1.11	Protection Networks	23
2.	<u>REQUIREMENTS</u>	<u>23</u>
2.1	General	23
2.1.1	Deviations from the Generic Specification	24
2.1.1.1	Deviations from Screening Tests - Chart F3	24
2.2	Marking	24
2.3	Electrical Measurements at Room, High and Low Temperatures	24
2.3.1	Room Temperature Electrical Measurements	24
2.3.2	High and Low Temperatures Electrical Measurements	34
2.4	Parameter Drift Values	34
2.5	Intermediate and End-Point Electrical Measurements	35
2.6	Power Burn-in Conditions	35
2.7	Operating Life Conditions	36
2.8	Total Dose Radiation Testing	36
2.8.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	36
2.8.2	Electrical Measurements for Total Dose Radiation Testing	37

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

951200201R

- Detail Specification Reference: 9512002
- Component Type Variant Number: 01
- Total Dose Radiation Level Letter: R

1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Lead/Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter
01	TSC21020F-20	MQFP-F256	G2	15	R [100kRAD(Si)]

The lead/terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

The total dose radiation level letter shall be as defined in ESCC Basic Specification no. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	V_{DD}	-0.5 to 7	V	Note 1
Input Voltage Range	V_{IN}	-0.5 to $V_{DD} + 0.5$	V	Notes 1, 2
Output Current	I_{OUT}	± 50	mA	Note 3
Device Power Dissipation (Continuous)	P_D	3.4	W	
Operating Temperature Range	T_{op}	-55 to +125	$^{\circ}C$	T_{amb}
Storage Temperature Range	T_{stg}	-65 to +150	$^{\circ}C$	
Soldering Temperature	T_{sol}	+265	$^{\circ}C$	Note 4
Junction Temperature	T_j	+165	$^{\circ}C$	
Thermal Resistance Junction to Case	$R_{th(j-c)}$	3	$^{\circ}C/W$	

NOTES:

1. All voltages are with respect to V_{SS} . Device is functional for $4.5V \leq V_{DD} \leq 5.5V$.
2. $V_{DD} + 0.5V$ shall not exceed 7V.
3. The maximum output current of any single output.
4. Duration 10 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6

HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 2 per ESCC Basic Specification No. 23800 with a Minimum Critical Path Failure Voltage of 2000 Volts.

1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.7.1 Multilayer Quad Flat Package (MQFP-F256) - 256 Leads

BOTTOM VIEW




Symbols	Dimensions mm		Notes
	Min	Max	
A	2.41	3.18	2
A1	2.06	2.56	
A2	0.05	0.36	2
b	0.15	0.25	2
c	0.1	0.2	2
D, E	53.23	55.74	
D1, E1	36.83	37.34	
e	0.508 BSC		3
L	8.2	9.2	2
N1, N2	64 Leads (per side)		

NOTES:

1. Index mark: a notch or lead 1 identification mark shall be located adjacent to lead 1.
2. All leads.
3. 252 places. The true position pin spacing is 0.508mm between centrelines. Each lead centreline shall be located within $\pm 0.05\text{mm}$ of its true longitudinal position relative to the package centrelines.

1.8 FUNCTIONAL DIAGRAM



1.9 PIN ASSIGNMENT

Pin	Pin Name
1	IV _{SS}
2	IV _{DD}
3	DMD ₁₉
4	DMD ₁₈
5	DMD ₁₇
6	DMD ₁₆
7	EV _{SS}
8	DMD ₁₅
9	DMD ₁₄
10	DMD ₁₃
11	DMD ₁₂
12	EV _{DD}
13	DMD ₁₁
14	DMD ₁₀
15	DMD ₉
16	DMD ₈
17	IV _{SS}
18	IV _{DD}
19	EV _{SS}
20	DMD ₇
21	DMD ₆
22	DMD ₅
23	DMD ₄
24	EV _{DD}
25	DMD ₃
26	DMD ₂
27	DMD ₁
28	DMD ₀
29	EV _{SS}
30	PMD ₀
31	PMD ₁
32	PMD ₂
33	IV _{SS}
34	IV _{DD}

Pin	Pin Name
35	PMD ₃
36	EV _{DD}
37	PMD ₄
38	PMD ₅
39	PMD ₆
40	PMD ₇
41	EV _{SS}
42	PMD ₈
43	PMD ₉
44	PMD ₁₀
45	PMD ₁₁
46	EV _{DD}
47	PMD ₁₂
48	PMD ₁₃
49	IV _{SS}
50	IV _{DD}
51	PMD ₁₄
52	PMD ₁₅
53	EV _{SS}
54	PMD ₁₆
55	PMD ₁₇
56	PMD ₁₈
57	PMD ₁₉
58	EV _{DD}
59	PMD ₂₀
60	PMD ₂₁
61	PMD ₂₂
62	PMD ₂₃
63	EV _{SS}
64	PMD ₂₄
65	IV _{SS}
66	IV _{DD}
67	PMD ₂₅
68	PMD ₂₆
69	PMD ₂₇
70	EV _{DD}

Pin	Pin Name
71	PMD ₂₈
72	PMD ₂₉
73	PMD ₃₀
74	PMD ₃₁
75	EV _{SS}
76	PMD ₃₂
77	PMD ₃₃
78	PMD ₃₄
79	PMD ₃₅
80	EV _{DD}
81	IV _{SS}
82	IV _{DD}
83	PMD ₃₆
84	PMD ₃₇
85	PMD ₃₈
86	PMD ₃₉
87	EV _{SS}
88	PMD ₄₀
89	PMD ₄₁
90	PMD ₄₂
91	PMD ₄₃
92	EV _{DD}
93	PMD ₄₄
94	PMD ₄₅
95	PMD ₄₆
96	PMD ₄₇
97	IV _{SS}
98	IV _{DD}
99	EV _{SS}
100	$\overline{\text{PMTS}}$
101	$\overline{\text{PMWR}}$
102	PMACK
103	$\overline{\text{PMRD}}$
104	RCMP
105	EV _{DD}
106	$\overline{\text{RESET}}$

Pin	Pin Name
107	CLKIN
108	$\overline{\text{DMRD}}$
109	DMACK
110	$\overline{\text{DMWR}}$
111	EV_{DD}
112	$\overline{\text{DMTS}}$
113	IV_{SS}
114	IV_{DD}
115	TCLK
116	TMS
117	TDI
118	TDO
119	$\overline{\text{TRST}}$
120	PMPAGE
121	$\overline{\text{PMS}}_0$
122	$\overline{\text{PMS}}_1$
123	EV_{SS}
124	PMA_{23}
125	PMA_{22}
126	PMA_{21}
127	PMA_{20}
128	EV_{DD}
129	IV_{SS}
130	IV_{DD}
131	PMA_{19}
132	PMA_{18}
133	PMA_{17}
134	PMA_{16}
135	EV_{SS}
136	PMA_{15}
137	PMA_{14}
138	PMA_{13}
139	PMA_{12}
140	EV_{DD}
141	PMA_{11}
142	PMA_{10}

Pin	Pin Name
143	PMA ₉
144	PMA ₈
145	IV _{SS}
146	IV _{DD}
147	EV _{SS}
148	PMA ₇
149	PMA ₆
150	PMA ₅
151	PMA ₄
152	EV _{DD}
153	PMA ₃
154	PMA ₂
155	PMA ₁
156	PMA ₀
157	EV _{SS}
158	TIMEXP
159	EV _{DD}
160	EV _{SS}
161	IV _{SS}
162	IV _{DD}
163	$\overline{\text{IRQ}}_3$
164	$\overline{\text{IRQ}}_2$
165	$\overline{\text{IRQ}}_1$
166	$\overline{\text{IRQ}}_0$
167	EV _{DD}
168	FLAG ₀
169	FLAG ₁
170	FLAG ₂
171	FLAG ₃
172	EV _{SS}
173	DMA ₀
174	DMA ₁
175	DMA ₂
176	DMA ₃
177	IV _{SS}
178	IV _{DD}

Pin	Pin Name
179	EV _{DD}
180	DMA ₄
181	DMA ₅
182	DMA ₆
183	DMA ₇
184	EV _{SS}
185	DMA ₈
186	DMA ₉
187	DMA ₁₀
188	DMA ₁₁
189	EV _{DD}
190	DMA ₁₂
191	DMA ₁₃
192	DMA ₁₄
193	IV _{SS}
194	IV _{DD}
195	DMA ₁₅
196	EV _{SS}
197	DMA ₁₆
198	DMA ₁₇
199	DMA ₁₈
200	DMA ₁₉
201	EV _{DD}
202	DMA ₂₀
203	DMA ₂₁
204	DMA ₂₂
205	DMA ₂₃
206	EV _{SS}
207	DMA ₂₄
208	DMA ₂₅
209	IV _{SS}
210	IV _{DD}
211	DMA ₂₆
212	DMA ₂₇
213	EV _{DD}
214	DMA ₂₈

Pin	Pin Name
215	DMA ₂₉
216	DMA ₃₀
217	DMA ₃₁
218	EV _{SS}
219	DMPAGE
220	$\overline{\text{BR}}$
221	$\overline{\text{BG}}$
222	$\overline{\text{DMS}}_0$
223	$\overline{\text{DMS}}_1$
224	EV _{DD}
225	IV _{SS}
226	IV _{DD}
227	$\overline{\text{DMS}}_2$
228	$\overline{\text{DMS}}_3$
229	DMD ₃₉
230	DMD ₃₈
231	EV _{SS}
232	DMD ₃₇
233	DMD ₃₆
234	DMD ₃₅
235	DMD ₃₄
236	EV _{DD}
237	DMD ₃₃
238	DMD ₃₂
239	DMD ₃₁
240	DMD ₃₀
241	IV _{SS}
242	IV _{DD}
243	EV _{SS}
244	DMD ₂₉
245	DMD ₂₈
246	DMD ₂₇
247	DMD ₂₆
248	EV _{DD}
249	DMD ₂₅
250	DMD ₂₄

Pin	Pin Name
251	DMD ₂₃
252	EV _{SS}
253	DMD ₂₂
254	DMD ₂₁
255	DMD ₂₀
256	EV _{DD}

Pin Name	Type	Function
PMA ₂₃₋₀	O	Program Memory Address. The processor outputs an address in program memory on these pins.
PMD ₄₇₋₀	I/O	Program Memory Data. The processor inputs and outputs data and instructions on these pins. 32-bit fixed-point data and 32-bit single-precision floating-point data is transferred over bits 47-16 of the PMD bus.
$\overline{\text{PMS}}_{1-0}$	O	Program Memory Select lines. These pins are asserted as chip selects for the corresponding banks of program memory. Memory banks must be defined in the memory control registers. These pins are decoded program memory address lines and provide an early indication of a possible bus cycle.
PMRD	O	Program Memory Read strobe. This pin is asserted when the processor reads from program memory.
$\overline{\text{PMWR}}$	O	Program Memory Write strobe. This pin is asserted when the processor writes to program memory.
PMACK	O	Program Memory Acknowledge. An external device asserts this input to add wait states to a memory access.
PMPAGE	O	Program Memory Page Boundary. The processor asserts this pin to signal that a program memory page boundary has been crossed. Memory pages must be defined in the memory control registers.
$\overline{\text{PMTS}}$	I/S	Program Memory Three-State Control. $\overline{\text{PMTS}}$ places the program memory address, data, selects, and strobes in a high-impedance state. If $\overline{\text{PMTS}}$ is asserted while a PM access is occurring, the processor will halt and the memory access will not be completed. PMACK must be asserted for at least one cycle when $\overline{\text{PMTS}}$ is asserted to allow any pending memory access to complete properly. $\overline{\text{PMTS}}$ should only be asserted (low) during an active memory access cycle.
DMA ₃₁₋₀	O	Data Memory Address. The processor outputs an address in data memory on these pins.
DMD ₃₉₋₀	I/O	Data Memory Data. The processor inputs and outputs data on these pins. 32-bit fixed-point data and 32-bit single-precision floating-point data is transferred over bits 39-8 of the DMD bus.

Pin Name	Type	Function
$\overline{\text{DMS}}_{3-0}$	O	Data Memory Select lines. These pins are asserted as chip selects for the corresponding banks of data memory. Memory banks must be defined in the memory control registers. These pins are decoded data memory address lines and provide an early indication of a possible bus cycle.
$\overline{\text{DMRD}}$	O	Data Memory Read strobe. This pin is asserted when the processor reads from data memory.
$\overline{\text{DMWR}}$	O	Data Memory Write strobe. This pin is asserted when the processor writes to data memory.
DMACK	I/S	Data Memory Acknowledge. An external device de-asserts this input to add wait states to a memory access.
DMPAGE	O	Data Memory Page Boundary. The processor asserts this pin to signal that a data memory page boundary has been crossed. Memory pages must be defined in the memory control registers.
$\overline{\text{DMTS}}$	I/S	Data Memory Three-State Control. $\overline{\text{DMTS}}$ places the data memory address, data, selects and strobes in a high-impedance state. If $\overline{\text{DMTS}}$ is asserted while a DM access is occurring, the processor will halt and the memory access will not be completed. DMACK must be asserted for at least one cycle when $\overline{\text{DMTS}}$ is de-asserted to allow any pending memory access to complete properly. $\overline{\text{DMTS}}$ should only be asserted (low) during an active memory access cycle.
CLKIN	I	External clock input to the processor. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the specified frequency.
$\overline{\text{RESET}}$	I/A	Sets the processor to a known state and begins execution at the program memory location specified by the hardware reset vector (address). This input must be asserted (low) at power-up.
$\overline{\text{IRQ}}_{3-0}$	I/A	Interrupt request lines; may be either edge triggered or level sensitive.
FLAG_{3-0}	I/O/A	External Flag. Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
$\overline{\text{BR}}$	I/A	Bus Request. Used by an external device to request control of the memory interface. When $\overline{\text{BR}}$ is asserted, the processor halts execution after completion of the current cycle, places all memory data, addresses, selects and strobes in a high impedance state, and asserts $\overline{\text{BG}}$. The processor continues normal operation when $\overline{\text{BR}}$ is released.
$\overline{\text{BG}}$	O	Bus Grant. Acknowledges a bus request ($\overline{\text{BR}}$), indicating that the external device may take control of the memory interface. $\overline{\text{BG}}$ is asserted (held low) until $\overline{\text{BR}}$ is released.
TIMEXP	O	Timer Expired. Asserted for four cycles when the value of the timer's 32-bit count register is decremented to zero.


Pin Name	Type	Function
RCOMP	-	Not available. Can be set to any voltage level.
EV _{DD}	P	Power Supply (for output drivers); nominally +5Vdc (10 pins).
EV _{SS}	G	Power Supply return (for output drivers); (16 pins).
IV _{DD}	P	Power Supply (for internal circuitry); nominally + 5Vdc (4 pins).
IV _{SS}	G	Power Supply return (for internal circuitry); (7 pins).
TCLK	I	Test Clock. Provides an asynchronous clock for JTAG boundary scan.
TMS	I/S	Test Mode Select. Used to control the test state machine. TMS has a 20kΩ internal pull-up resistor.
TDI	I/S	Test Data Input. Provides serial data for the boundary scan logic. TDI has a 20kΩ internal pull-up resistor.
TDO	O	Test Data Output. Serial scan output of the boundary scan path.
$\overline{\text{TRST}}$	I/A	Test Reset. Resets the test state machine. $\overline{\text{TRST}}$ must be asserted (pulled low) after power-up or held low for proper operation of the processor. $\overline{\text{TRST}}$ has a 20kΩ internal pull-up resistor.
NC	-	No Connect. No Connects are reserved pins that must be left open and unconnected.

NOTES:


1. When groups of pins are identified with subscripts, e.g. PMD₄₇₋₀, the highest numbered pin is the most significant bit (in this case, PMD₄₇).
2. O = Output; I = Input; S = Synchronous; A = Asynchronous; P = Power Supply; G = Ground.
3. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCLK for TMS, TDI, and $\overline{\text{TRST}}$). Those that are asynchronous (A) can be asserted asynchronous to CLKIN.

1.10 TIMING DIAGRAMS


CLOCK TIMING




RESET TIMING




INTERRUPTS TIMING




TIMER TIMING




FLAG TIMING




BUS REQUEST / BUS GRANT TIMING




EXTERNAL MEMORY THREE-STATE CONTROL TIMING




MEMORY READ TIMING




MEMORY WRITE TIMING




JTAG IEEE 1149.1 TEST ACCESS PORT TIMING



OUTPUT ENABLE/ DISABLE TIMING



1.11 PROTECTION NETWORKS



2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

2.1.1.1 *Deviations from Screening Tests - Chart F3*

High Temperature Reverse Bias Burn-in shall not be performed.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at $T_{amb}=+22 \pm 3^{\circ}C$.

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Functional Test 1 Basic Functional	-	3014	Verify Basic Functionality $V_{IL}=0V$, $V_{IH}=3V$ $f_{CLK}=20MHz$ $V_{OL}\leq 1.45V$, $V_{OH}\geq 1.55V$ $V_{DD}=4.5V$, $5V$ and $5.5V$ $V_{SS}=0V$ Note 2	-	-	-
Functional Test 2 Control Test	-	3014	Verify Control Functionality $V_{IL}=0V$, $V_{IH}=3V$ $f_{CLK}=20MHz$ $V_{OL}\leq 1.45V$, $V_{OH}\geq 1.55V$ $V_{DD}=4.5V$, $5V$ and $5.5V$ $V_{SS}=0V$ Note 2	-	-	-

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Functional Test 3 Complex Test	-	3014	Verify Complex Functionality $V_{IL}=0V$, $V_{IH}=3V$ $f_{CLK}=20MHz$ $V_{OL}\leq 1.45V$, $V_{OH}\geq 1.55V$ $V_{DD}=4.5V$, $5V$ and $5.5V$ $V_{SS}=0V$ Note 2	-	-	-
Functional Test 4 JTAG Test	-	3014	Verify JTAG Functionality $V_{IL}=0V$, $V_{IH}=3V$ $f_{CLK}=20MHz$ $V_{OL}\leq 1.45V$, $V_{OH}\geq 1.55V$ $V_{DD}=4.5V$, $5V$ and $5.5V$ $V_{SS}=0V$ Note 2	-	-	-
Internal Supply Current	I_{DDIN}	3005	$V_{IL}=V_{ILC}=0.4V$ $V_{IH}=2.4V$, $V_{IHCR}=3V$ $t_{CLK}=50ns$ $V_{DD}=5.5V$ $V_{SS}=0V$ Note 3	-	430	mA
Idle Supply Current	I_{DDIDLE}	3005	$V_{IN}=0V$ or V_{DD} $V_{DD}=5.5V$ $V_{SS}=0V$ Note 3	-	150	mA
Low Level Input Current 1	I_{IL1}	3009	$V_{IN}=0V$ $V_{DD}=5.5V$ $V_{SS}=0V$ Note 4	-	-10	μA
Low Level Input Current 2	I_{IL2}	3009	$V_{IN}=0V$ $V_{DD}=5.5V$ $V_{SS}=0V$ Note 5	-	-350	μA
High Level Input Current	I_{IH}	3010	$V_{IN}=V_{DD}$ $V_{DD}=5.5V$ $V_{SS}=0V$ Notes 4, 5	-	10	μA
Output Leakage Current Third State (Low Level Applied)	I_{OZL}	3020	$V_{OUT}=0V$ $V_{DD}=5.5V$ $V_{SS}=0V$ Note 6	-	-10	μA
Output Leakage Current Third State (High Level Applied)	I_{OZH}	3021	$V_{OUT}=V_{DD}$ $V_{DD}=5.5V$ $V_{SS}=0V$ Note 6	-	10	μA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Low Level Output Voltage	V_{OL}	3007	$I_{OL}=4mA$ $V_{DD}=4.5V$ $V_{SS}=0V$ Note 7	-	400	mV
High Level Output Voltage	V_{OH}	3006	$I_{OH}=-1mA$ $V_{DD}=4.5V$ $V_{SS}=0V$ Note 7	2.4	-	V
Low Level Input Voltage 1	V_{IL1}	-	$V_{DD}=4.5V$ $V_{SS}=0V$ Notes 8, 9, 11	-	800	mV
Low Level Input Voltage 2	V_{IL2}	-	$V_{DD}=4.5V$ $V_{SS}=0V$ Notes 10, 11	-	600	mV
High Level Input Voltage 1	V_{IH1}	-	$V_{DD}=5.5V$ $V_{SS}=0V$ Notes 8, 11	2	-	V
High Level Input Voltage 2	V_{IH2}	-	$V_{DD}=5.5V$ $V_{SS}=0V$ Notes 9, 10, 11	3	-	V
Input Capacitance	C_{IN}	3012	$V_{IN}=2.5V$ V_{IN} (not under test) = 0V $f=1MHz$ $V_{DD}=V_{SS}=0V$ Note 12	-	10	pF
CLKIN Period (Clock Timing Diagram)	t_{CLK}	3003	$f=20MHz$ $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	50	150	ns
CLKIN Width High (Clock Timing Diagram)	t_{CLKH}	3003	$f=20MHz$ $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	10	-	ns
CLKIN Width Low (Clock Timing Diagram)	t_{CLKL}	3003	$f=20MHz$ $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	10	-	ns
\overline{RESET} Width Low (Reset Timing Diagram)	t_{WRST}	3003	$f=20MHz$ $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	200	-	ns
\overline{RESET} Setup before CLKIN High (Reset Timing Diagram)	t_{SRST}	3003	$f=20MHz$ $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	29	50	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
\overline{IRQ}_{3-0} Setup before CLKIN High (Interrupts Timing Diagram)	t_{SIR}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	38	-	ns
\overline{IRQ}_{3-0} Hold after CLKIN High (Interrupts Timing Diagram)	t_{HIR}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns
\overline{IRQ}_{3-0} Pulse Width (Interrupts Timing Diagram)	t_{IPW}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	55	-	ns
CLKIN High to TIMEXP (Timer Timing Diagram)	t_{DTEX}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	24	ns
$FLAG_{3-0}(I)$ Setup before CLKIN High (Flag Timing Diagram)	t_{SFI}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	19	-	ns
$FLAG_{3-0}(I)$ Setup after CLKIN High (Flag Timing Diagram)	t_{HFI}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns
$FLAG_{3-0}(I)$ Delay from \overline{xRD} , \overline{xWR} Low (Flag Timing Diagram)	t_{DWRFI}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	12	ns
$FLAG_{3-0}(I)$ Delay from \overline{xRD} , \overline{xWR} Deasserted (Flag Timing Diagram)	t_{HFIWR}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns
$FLAG_{3-0}(O)$ Delay from CLKIN High (Flag Timing Diagram)	t_{DFO}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	24	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
FLAG ₃₋₀ (O) Hold after CLKIN High (Flag Timing Diagram)	t _{HFO}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	5	-	ns
CLKIN High to FLAG ₃₋₀ (O) Enable (Flag Timing Diagram)	t _{DFOE}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	1	-	ns
CLKIN High to FLAG ₃₋₀ (O) Disable (Flag Timing Diagram)	t _{DFOD}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	-	24	ns
\overline{BR} Hold after CLKIN High (Bus Request/Bus Grant Timing Diagram)	t _{HBR}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	0	-	ns
\overline{BR} Setup before CLKIN High (Bus Request/Bus Grant Timing Diagram)	t _{SBR}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	18	-	ns
Memory Interface Disable to \overline{BG} Low (Bus Request/Bus Grant Timing Diagram)	t _{DMDBGL}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	-2	-	ns
CLKIN High to Memory Interface Enable (Bus Request/Bus Grant Timing Diagram)	t _{DME}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	25	-	ns
CLKIN High to \overline{BG} Low (Bus Request/Bus Grant Timing Diagram)	t _{DBGL}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	-	22	ns
CLKIN High to \overline{BG} High (Bus Request/Bus Grant Timing Diagram)	t _{DBGH}	3003	f=20MHz V _{DD} =4.5V V _{SS} =0V Note 13	-	22	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
\overline{xTS} Setup before CLKIN High (External Memory Three-State Control Timing Diagram)	t_{STS}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	14	50	ns
\overline{xTS} Delay after Address, Select (External Memory Three-State Control Timing Diagram)	t_{DADTS}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	28	ns
\overline{xTS} Delay after \overline{xRD} , \overline{xWR} Low (External Memory Three-State Control Timing Diagram)	t_{DSTS}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	16	ns
Memory Interface Disable before CLKIN High (External Memory Three-State Control Timing Diagram)	t_{DTSD}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns
\overline{xTS} High to Address, Select Enable (External Memory Three-State Control Timing Diagram)	t_{DTSAE}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns
Address, Select to Data Valid (Memory Read Timing Diagram)	t_{DAD}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	37	ns
\overline{xRD} Low to Data Valid (Memory Read Timing Diagram)	t_{DRLD}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	24	ns
Data Hold from Address, Select (Memory Read Timing Diagram)	t_{HDA}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Data Hold from \overline{xRD} High (Memory Read Timing Diagram)	t_{HDRH}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-1	-	ns
xACK Delay from Address, Select (Memory Read Timing Diagram)	t_{DAAK}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	27	ns
xACK Delay from \overline{xRD} Low (Memory Read Timing Diagram)	t_{DRAK}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	15	ns
xACK Setup before CLKIN High (Memory Read Timing Diagram)	t_{SAK}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	14	-	ns
xACK Hold after CLKIN High (Memory Read Timing Diagram)	t_{HAK}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns
Address, Select to \overline{xRD} Low (Memory Read Timing Diagram)	t_{DARL}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	8	-	ns
xPAGE Delay from Address, Select (Memory Read Timing Diagram)	t_{DAP}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	1	ns
CLKIN High to \overline{xRD} Low (Memory Read Timing Diagram)	t_{DCKRL}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	16	26	ns
\overline{xRD} Pulse Width (Memory Read Timing Diagram)	t_{RW}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	26	-	ns
\overline{xRD} High to \overline{xRD} , \overline{xWR} Low (Memory Read Timing Diagram)	t_{RWR}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	17	-	ns
xACK Delay from \overline{xWR} Low (Memory Write Timing Diagram)	t_{DWAK}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	15	-	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Address, Select to \overline{xWR} Deasserted (Memory Write Timing Diagram)	t_{DAWH}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	37	-	ns
Address, Select to \overline{xWR} Low (Memory Write Timing Diagram)	t_{DAWL}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	11	-	ns
\overline{xWR} Pulse Width (Memory Write Timing Diagram)	t_{WW}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	26	-	ns
Data Setup before \overline{xWR} High (Memory Write Timing Diagram)	t_{DDWH}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	23	-	ns
Address, Select Hold after \overline{xWR} Deasserted (Memory Write Timing Diagram)	t_{DWHA}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	1	-	ns
Data Hold after \overline{xWR} Deasserted (Memory Write Timing Diagram)	t_{HDWH}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns
xPAGE Delay from Address, Select (Memory Write Timing Diagram)	t_{DAP}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	1	ns
CLKIN High to \overline{xWR} Low (Memory Write Timing Diagram)	t_{DCKWL}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	16	26	ns
\overline{xWR} High to \overline{xWR} or \overline{xRD} Low (Memory Write Timing Diagram)	t_{WWR}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	17	-	ns
Data Disable before \overline{xWR} or \overline{xRD} Low (Memory Write Timing Diagram)	t_{DDWR}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	13	-	ns


Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
\overline{xWR} Low to Data Enabled (Memory Write Timing Diagram)	t_{WDE}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	0	-	ns
TCLK Period (JTAG IEEE 1149.1 Test Access Port Timing Diagram)	t_{TCLK}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	50	-	ns
TDI, TSM Setup before TCLK High (JTAG IEEE 1149.1 Test Access Port Timing Diagram)	t_{STAP}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	5	-	ns
TDI, TSM Hold after TCLK High (JTAG IEEE 1149.1 Test Access Port Timing Diagram)	t_{HTAP}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	6	-	ns
System Inputs Setup before TCLK High (JTAG IEEE 1149.1 Test Access Port Timing Diagram)	t_{SSYS}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	7	-	ns
System Inputs Hold after TCLK High (JTAG IEEE 1149.1 Test Access Port Timing Diagram)	t_{HSYS}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	9	-	ns
\overline{TRST} Pulse Width (JTAG IEEE 1149.1 Test Access Port Timing Diagram)	t_{TRSTW}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	200	-	ns
TDO Delay from TCLK Low (JTAG IEEE 1149.1 Test Access Port Timing Diagram)	t_{DTDO}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	15	ns

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
System Outputs Delay from TCLK Low (JTAG IEEE 1149.1 Test Access Port Timing Diagram)	t_{DSYS}	3003	f=20MHz $V_{DD}=4.5V$ $V_{SS}=0V$ Note 13	-	26	ns

NOTES:

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be $V_{IN} = V_{SS}$ or V_{DD} and outputs not under test shall be open.
2. Functional tests shall be performed at each supply voltage with $t_r = t_f \leq 5ns$, Duty cycle 50% and with timings per specified limits. Unless otherwise specified, all timings per the timing diagrams specified herein shall be verified.
3. All IV_{DD} pins shall be tested.
4. The \overline{PMACK} , \overline{PMTS} , \overline{DMACK} , \overline{DMTS} , \overline{IRQ}_{3-0} , \overline{BR} , \overline{CLKIN} , \overline{RESET} and \overline{TCLK} pins shall be tested.
5. The \overline{TMS} , \overline{TDI} and \overline{TRST} pins shall be tested.
6. The \overline{PMA}_{23-0} , \overline{PDM}_{47-0} , \overline{PMS}_{1-0} , \overline{PMRD} , \overline{PMWR} , \overline{PMPAGE} , \overline{DMA}_{31-0} , \overline{DMD}_{39-0} , \overline{DMRD} , \overline{DMWR} , \overline{DMPAGE} , \overline{FLAG}_{3-0} and \overline{TDO} pins shall be tested.
7. The \overline{PMA}_{23-0} , \overline{PDM}_{47-0} , \overline{PMS}_{1-0} , \overline{PMRD} , \overline{PMWR} , \overline{PMPAGE} , \overline{DMA}_{31-0} , \overline{DMD}_{39-0} , \overline{DMS}_{3-0} , \overline{DMRD} , \overline{DMWR} , \overline{DMPAGE} , \overline{FLAG}_{3-0} , \overline{TIMEXP} and \overline{BG} pins shall be tested.
8. The \overline{PMD}_{47-0} , \overline{PMACK} , \overline{PMTS} , \overline{DMD}_{39-0} , \overline{DMACK} , \overline{DMTS} , \overline{IRQ}_{3-0} , \overline{FLAG}_{3-0} , \overline{BR} , \overline{TMS} and \overline{TDI} pins shall be tested.
9. The \overline{RESET} and \overline{TRST} pins shall be tested.
10. The \overline{CLKIN} and \overline{TCLK} pins shall be tested.
11. Measurement shall be performed, on a go-no-go basis, during functional tests.
12. Guaranteed but not tested for all signal pins.
13. The timing characteristics shall be verified on a go-no-go basis where the following shall apply:
 - x = PM or DM.
 - Address = \overline{PMA}_{23-0} , \overline{DMA}_{31-0}
 - Data = \overline{PMD}_{47-0} , \overline{DMD}_{39-0}
 - Select = \overline{PMS}_{1-0} , \overline{DMS}_{3-0}

and the following output load shall be used:



2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at $T_{amb}=+125(+0-5)^{\circ}C$ and $T_{amb}=-55(+5-0)^{\circ}C$.

The characteristics, test methods, conditions and limits shall be the same as specified for Room Temperature Electrical Measurements.

2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at $T_{amb}=+22 \pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value Δ	Absolute		
			Min	Max	
Internal Supply Current	I_{DDIN}	± 43	-	430	mA
Idle Supply Current	I_{DDIDLE}	± 15	-	150	mA
Low Level Input Current 1	I_{IL1}	± 1	-	-10	μA
High Level Input Current	I_{IH}	± 1	-	10	μA
Output Leakage Current Third State (Low Level Applied)	I_{OZL}	± 1	-	-10	μA
Output Leakage Current Third State (High Level Applied)	I_{OZH}	± 1	-	10	μA

Characteristics	Symbols	Limits			Units
		Drift Value Δ	Absolute		
			Min	Max	
Low Level Output Voltage	V_{OL}	± 100	-	400	mV
High Level Output Voltage	V_{OH}	± 0.1	2.4	-	V

2.5 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

2.6 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T_{amb}	+125 (+0-3)	$^{\circ}C$
Inputs PMD ₀ to PMD ₄₇	V_{IN}	V_{DD}, V_{SS} per Note 1	V
Input CLKIN	V_{IN}	V_{GEN1} (Note 2)	V
Input \overline{RESET}	V_{IN}	V_{GEN2} (Note 2)	V
All other Inputs and Outputs	V_{IN}, V_{OUT}	V_{DD} (Note 3)	V
Pulse Voltage	V_{GEN1}, V_{GEN2}	0 to V_{DD}	V
Pulse Frequency Square Wave	f_{GEN1}, f_{GEN2}	1.6M 50 50 \pm 15% Duty Cycle $t_r = t_f \leq 5ns$	Hz
Positive Supply Voltage $I_{V_{DD}}, E_{V_{DD}}$	V_{DD}	5(+0.5-0)	V
Negative Supply Voltage $I_{V_{SS}}, E_{V_{SS}}$	V_{SS}	0	V

NOTES:

1. The 48-bit (PMD₀ to PMD₄₇) input instruction code shall be configured as follows. Each input shall

be connected through a $4.7k\Omega \pm 10\%$ protection resistor.

Input	Condition	Input	Condition	Input	Condition	Input	Condition
PMD ₀	V _{SS}	PMD ₁₂	V _{SS}	PMD ₂₄	V _{SS}	PMD ₃₆	V _{DD}
PMD ₁	V _{SS}	PMD ₁₃	V _{DD}	PMD ₂₅	V _{SS}	PMD ₃₇	V _{DD}
PMD ₂	V _{SS}	PMD ₁₄	V _{DD}	PMD ₂₆	V _{DD}	PMD ₃₈	V _{SS}
PMD ₃	V _{SS}	PMD ₁₅	V _{DD}	PMD ₂₇	V _{DD}	PMD ₃₉	V _{SS}
PMD ₄	V _{SS}	PMD ₁₆	V _{SS}	PMD ₂₈	V _{DD}	PMD ₄₀	V _{SS}
PMD ₅	V _{DD}	PMD ₁₇	V _{SS}	PMD ₂₉	V _{DD}	PMD ₄₁	V _{SS}
PMD ₆	V _{SS}	PMD ₁₈	V _{SS}	PMD ₃₀	V _{DD}	PMD ₄₂	V _{SS}
PMD ₇	V _{SS}	PMD ₁₉	V _{DD}	PMD ₃₁	V _{DD}	PMD ₄₃	V _{SS}
PMD ₈	V _{SS}	PMD ₂₀	V _{DD}	PMD ₃₂	V _{DD}	PMD ₄₄	V _{DD}
PMD ₉	V _{SS}	PMD ₂₁	V _{SS}	PMD ₃₃	V _{DD}	PMD ₄₅	V _{DD}
PMD ₁₀	V _{DD}	PMD ₂₂	V _{DD}	PMD ₃₄	V _{SS}	PMD ₄₆	V _{SS}
PMD ₁₁	V _{DD}	PMD ₂₃	V _{DD}	PMD ₃₅	V _{DD}	PMD ₄₇	V _{SS}

2. CLKIN and RESET shall each be connected through a $1k\Omega \pm 10\%$ protection resistor.
3. All other inputs and outputs shall be connected through a $10k\Omega \pm 10\%$ protection resistor/load.

2.7 OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

2.8 TOTAL DOSE RADIATION TESTING

2.8.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

Continuous bias shall be applied during radiation testing as specified below.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+22±3	°C
Inputs PMD ₀ to PMD ₄₇	V _{IN}	V _{SS} (Note 1)	V
Input CLKIN	V _{IN}	V _{GEN}	V
Input RESET	V _{IN}	V _{DD} (Note 1, 2)	V
All other Inputs and Outputs	V _{IN} , V _{OUT}	V _{DD} (Note 1)	V
Pulse Voltage	V _{GEN}	0V to V _{DD}	V
Pulse Frequency Square Wave	f _{GEN}	7 50±15% Duty Cycle t _r = t _f ≤ 5ns	MHz

Characteristics	Symbols	Test Conditions	Units
Positive Supply Voltage $I_{V_{DD}}, EV_{DD}$	V_{DD}	5(+0.5-0)	V
Negative Supply Voltage $I_{V_{DD}}, EV_{DD}$	V_{SS}	0	V

NOTES:

1. Input Protection Resistor = Output Load = $4.7k\Omega \pm 10\%$.
2. RESET is pulsed low (V_{SS}) for at least 200ns at power up then held at V_{DD} .

2.8.2 Electrical Measurements for Total Dose Radiation Testing

Prior to radiation testing the devices shall successfully meet Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at $T_{amb}=22\pm 3^{\circ}C$.

The test methods and test conditions shall be as per the corresponding test defined in electrical measurements at Room Temperature.

The parameters to be measured during and on completion of radiation testing are shown below.

Unless otherwise specified all inputs and outputs shall be tested for each characteristic.

Characteristics	Symbols	Limits		Units
		Min	Max	
Internal Supply Current	I_{DDIN}	-	450	mA
Idle Supply Current	I_{DDIDLE}	-	150	mA
Low Level Input Current 1	I_{IL1}	-	-10	μA
Low Level Input Current 2	I_{IL2}	-	-350	μA
High Level Input Current	I_{IH}	-	10	μA
Output Leakage Current Third State (Low Level Applied)	I_{OZL}	-	-10	μA
Output Leakage Current Third State (High Level Applied)	I_{OZH}	-	10	μA
Low Level Output Voltage	V_{OL}	-	400	mV
High Level Output Voltage	V_{OH}	2.4	-	V