INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS ANALOGUE

MULTIPLEXER/DEMULTIPLEXER,

(TRIPLE 2-CHANNEL)

BASED ON TYPE 54HC4053

ESCC Detail Specification No. 9408/065

ISSUE 1

October 2002

LEGAL DISCLAIMER AND COPYRIGHT

european space agency
agence spatiale européenne

Pages 1 to 46

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS ANALOGUE

MULTIPLEXER/DEMULTIPLEXER,

(TRIPLE 2-CHANNEL)

BASED ON TYPE 54HC4053

ESA/SCC Detail Specification No. 9408/065

SCC

space components
coordination group

Issue/Rev.	Date	Approved by	
		SCCG Chairman	ESA Director General or his Deputy
Issue 2	March 2002		

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This issue supercedes Issue 1 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 1 and the changes agreed by the following DCRs:-		
		Cover page	:	None
		DCN	:	None
		Para. 1.3	: New sentence added	221603
		Table 1(a)	: New Variants 12 and 13 added	221564
		Figure 2(a)	: Side Elevation corrected	221564
			: Dimension C amended	221564
		Figure 2(c)	: In the drawing, Pin No. 20 location corrected	221550
		Figure 2(e)	: New Figure added	221564
		Notes to Figures	: Title amended to read 2(a) to 2(e)	221564
			: Note 9 text amended to include SO	221564
		Figure 3(a)	: Titles amended to include SO	221564
			: Text amended to include SO	221564
		Para. 4.3.2	: Text amended to include SO	221564
		Para. 4.4.2	: New sentence inserted after 'No. 23500'	221564
		Para. 4.5.2	: Text amended to include SO packages	221564
		Appendix 'A'	: New page added	221603
			: Manufacturer's deviations added	221603

TABLE OF CONTENTS

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Analogue Multiplexer/Demultiplexer, (Triple 2-Channel) based on Type 54HC4053. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 500Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
10	D.I.L.	2(g)	G2
11	D.I.L.	2(g)	G4
12	SO CERAMIC	2(h)	G2
13	SO CERAMIC	2(h)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +7.0	V	Note 1
2	Input Voltage	V_{IN}	-0.5 to V_{DD} +0.5	V	Notes 1, 2
3	Output Voltage	V_{OUT}	-0.5 to V_{DD} +0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	P_D	300	mW	Note 4
5	Supply Current	I_{DDop}	50	mA	
6	Operating Temperature Range	T_{op}	-55 to +125	°C	T_{amb}
7	Storage Temperature Range	T_{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T_{sol}	+265 +245	°C	Note 5 Note 6

NOTES

1. Device is functional for $2.0V \leq V_{DD} \leq 6.0V$.
2. Input current limited to $I_{IC} = \pm 20mA$.
3. Output current limited to $I_{OUT} = \pm 25mA$.
4. The maximum device dissipation is determined by I_{DDop} max. (50mA) x 6.0V.
5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
6. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.

FIGURE 2- PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 16-PIN

SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	6.75	7.06	
B	9.76	10.14	
C	1.49	1.95	
D	0.10	0.15	5
E	8.76	9.01	
F	1.27 TYPICAL		3, 6
G	0.38	0.48	5
H	6.0	-	5
L	18.75	22.0	
M	0.33	0.43	
N	4.31 TYPICAL		

NOTES: See Page 12.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN

SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	2.10	2.54	
a1	3.0	3.70	
a2	0.63	1.14	2
B	1.82	2.23	
b	0.40	0.50	5
b1	0.20	0.30	5
D	18.79	19.20	
E	7.36	7.87	
e	2.54 TYPICAL		4, 6
e1	17.65	17.90	
e2	7.62	8.12	
F	7.11	7.62	
I		3.70	
K	10.90	12.10	
ℓ	1.27 TYPICAL		5

NOTES: See Page 12.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL

DIMENSIONS	MILLIMETRES		NOTES
	MIN	MAX	
A	1.14	1.95	
A1	1.63	2.36	
B	0.55	0.72	3
C	1.06	1.47	3
C₁	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2	7.62	TYPICAL	
E	8.67	9.09	
E1	7.21	7.52	
e, e1	1.27	TYPICAL	4
e2	7.62	TYPICAL	
f, g	-	0.76	
h, h1	1.01	TYPICAL	6
j, j1	0.51	TYPICAL	5

NOTES: See Page 12.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN

SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	3
B	1.82	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	20.06	20.58	
E	7.36	7.87	
e	2.54 TYPICAL		6, 9
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
I	-	3.83	
K	10.90	12.10	
ℓ	1.14	1.50	8

NOTES: See Page 12.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN

SYMBOL	MILLIMETRES		NOTES
	MIN.	MAX.	
A	6.75	7.06	
B	9.76	10.14	
C	1.49	1.95	
D	0.102	0.152	8
E	8.76	9.01	
F	1.27 TYPICAL		5, 9
G	0.38	0.48	8
H	0.60	0.90	8
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		

NOTES: See Page 12.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).

2. The dimension shall be measured from the seating plane to the base plane.

3. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ±0.13mm of it's true longitudinal position relative to Pin 1 and the highest pin number.

4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ±0.25mm of it's true longitudinal position relative to Pin 1 and the highest pin number.

5. All leads or terminals.

6. 14 spaces for flat, SO and dual-in-line packages.

    16 spaces for chip carrier packages.

7. Index corner only - 2 dimensions.

8. 3 non-index corners - 6 dimensions.

9. For all pins, either pin shape may be supplied.

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGE

CHIP CARRIER PACKAGE

TOP VIEW

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	2	3	4	5	7	8	9	10	12	13	14	15	17	18	19	20

FIGURE 3(b) - TRUTH TABLE

INPUT STATES				"ON" CHANNEL(S)
INHIBIT	C	B	A	
L	L	L	L	ax bx cx
L	L	L	H	ax bx cy
L	L	H	L	ax by cx
L	L	H	H	ax by cy
L	H	L	L	ay bx cx
L	H	L	H	ay bx cy
L	H	H	L	ay by cx
L	H	H	H	ay by cy
H	X	X	X	NONE

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant.

FIGURE 3(c) - CIRCUIT SCHEMATIC

Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM

NOTES

1. Pin Numbers shown are for DIP and FP.

FIGURE 3(e) - INPUT AND OUTPUT PROTECTION NETWORKS

CONTROL INPUT PROTECTION   SIGNAL INPUT/OUTPUT PROTECTION

2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

(a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.

(b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.

I_{IC} = Input Clamp Diode Current.

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

(a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.

(b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

None.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.

4.2.5   Deviations from Lot Acceptance Tests (Chart V)

None.

4.3   MECHANICAL REQUIREMENTS

4.3.1   Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2   Weight

The maximum weight of the integrated circuits specified herein shall be 2.2 grammes for the dual-in-line package, 0.7 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4   MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1   Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2   Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '2', Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5   MARKING

4.5.1   General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

(a) Lead Identification.

(b) The SCC Component Number.

(c) Traceability Information.

4.5.2   Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).

4..5.3   The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

940806501BF

Detail Specification Number ———————————————————————————

Type Variant (see Table 1(a)) ——————————————————————————

Testing Level (B or C, as applicable)———————————————————————

Total Dose Irradiation Level (if applicable) ———————————————————

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4   Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6   ELECTRICAL MEASUREMENTS

4.6.1   Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2   Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0 -5)$ °C and $-55 (+5 -0)$ °C respectively.

4.6.3   Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7   BURN-IN TESTS

4.7.1   Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22 \pm 3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2   Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3   Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = V_{EE} = 0V$ $t_r < 1.0\mu s$, $f = 10kHz$ (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V$, $V_{IH} = 3.15V$ $V_{DD} = 4.5V$, $V_{SS} = V_{EE} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz$ (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V$, $V_{IH} = 4.2V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ $t_r = t_f < 400ns$ $f = 10kHz$ (min) Note 1	-	-	-
4 to 5	Quiescent Current	I_{DD}	3005	4(a)	$V_{IL} = 0V$, $V_{IH} = 6.0V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ (Pin D/F 16) (Pin C 20)	-	0.4	μA
6 to 9	Input Current Low Level Address and Inhibit	I_{IL}	3009	4(b)	V_{IN} (Under Test) $= 0V$ V_{IN} (Remaining Inputs) $= 6.0V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-	-50	nA
10 to 13	Input Current High Level Address and Inhibit	I_{IH}	3010	4(c)	V_{IN} (Under Test) $= 6.0V$ V_{IN} (Remaining Inputs) $= 0V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-	50	nA
14 to 19	Channel OFF Leakage Current 1 (Any Channel)	I_{OFF1}	-	4(d)	V_{IN} (Inhibit) $= 6.0V$ V_{IN} (Address Inputs) $= 0V$ V_{IN} (Channel I/O) $= 6.0V$ V_{IN} (Channel O/I) $= 0V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ Pins D/F Pins C 1 to 15 2 to 19 2 to 15 3 to 19 3 to 4 4 to 5 5 to 4 7 to 5 12 to 14 15 to 18 13 to 14 17 to 18	-	-100	nA

NOTES: See Page 25.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
20 to 25	Channel OFF Leakage Current 2 (Any Channel)	I_{OFF2}	-	4(d)	V_{IN} (Inhibit) = 6.0V V_{IN} (Address Inputs) = 0V V_{IN} (Channel I/O) = 0V V_{IN} (Common O/I) = 6.0V V_{DD} = 6.0V, V_{SS} = V_{EE} = 0V Pins D/F Pins C 15 to 1 19 to 2 15 to 2 19 to 3 4 to 3 5 to 4 4 to 5 5 to 7 14 to 12 18 to 15 14 to 13 18 to 17	-	100	nA
26 to 28	Channel OFF Leakage Current 3 (All Channels)	I_{OFF3}	-	4(e)	V_{IN} (Inhibit) = 6.0V V_{IN} (Address Inputs) = 0V V_{IN} (Channel I/O) = 0V V_{IN} (Common O/I) = 6.0V V_{DD} = 6.0Vdc, V_{SS} = V_{EE} = 0V Pins D/F Pins C 4 to 3 5 to 4 4 to 5 5 to 7 14 to 12 18 to 15 14 to 13 18 to 17 15 to 1 19 to 2 15 to 2 19 to 3	-	100	nA
29 to 31	Channel OFF Leakage Current 4 (All Channels)	I_{OFF4}	-	4(e)	V_{IN} (Inhibit) = 6.0V V_{IN} (Address Inputs) = 0V V_{IN} (Channel I/O) = 6.0V V_{IN} (Common O/I) = 0V V_{DD} = 6.0V, V_{SS} = V_{EE} = 0V Pins D/F Pins C 3 to 4 4 to 5 5 to 4 7 to 5 12 to 14 15 to 18 13 to 14 17 to 18 1 to 15 2 to 19 2 to 15 3 to 19	-	-100	nA

NOTES: See Page 25.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
32 to 79	Channel ON Resistance 1	R_{ON1}	-	4(f)	V_{IN} (Inhibit) = 0V V_{IN} (Address Inputs): V_{IL} = 0V, V_{IH} = 3.15V I_{SIG} = 1.0mA Channel Input Conditions: Test Table, Figure 4(f)(ii) V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 2 Pins D/F Pins C 1 to 15 2 to 19 2 to 15 3 to 19 3 to 4 4 to 5 5 to 4 7 to 5 12 to 14 15 to 18 13 to 14 17 to 18 15 to 1 19 to 2 15 to 2 19 to 3 4 to 3 5 to 4 4 to 5 5 to 7 14 to 12 18 to 15 14 to 13 18 to 17	-	180	Ω
80 to 115	Channel ON Resistance 2	R_{ON2}	-	4(f)	V_{IN} (Inhibit) = 0V V_{IN} (Address Inputs): V_{IL} = 0V, V_{IH} = 4.2V I_{SIG} = 1.0mA Channel Input Conditions: Test Table, Figure 4(f)(ii). V_{DD} = 6.0V, V_{SS} = V_{EE} = 0V Note 2 Pins D/F Pins C 1 to 15 2 to 19 2 to 15 3 to 19 3 to 4 4 to 5 5 to 4 7 to 5 12 to 14 15 to 18 13 to 14 17 to 18 15 to 1 19 to 2 15 to 2 19 to 3 4 to 3 5 to 4 4 to 5 5 to 7 14 to 12 18 to 15 14 to 13 18 to 17	-	160	Ω

NOTES: See Page 25.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
116	Threshold Voltage N-Channel	V_{THN}	-	4(g)	Inhibit and V_{EE} at Ground All Other Inputs: $V_{IN} = 5.0V$ $V_{DD} = 5.0V$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.45	-1.45	V
117	Threshold Voltage P-Channel	V_{THP}	-	4(h)	Inhibit at Ground All Other Inputs: $V_{IN} = -5.0V$ $V_{SS} = V_{EE} = -5.0V$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.45	1.35	V
118 to 121	Input Clamp Voltage 1 (to V_{SS})	V_{IC1}	-	4(i)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-0.4	-0.9	V
122 to 125	Input Clamp Voltage 2 (to V_{DD})	V_{IC2}	-	4(i)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	0.4	0.9	V
126 to 134	Input Clamp Voltage 3 (to V_{SS})	V_{IC3}	-	4(i)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-12-13-14-15) (Pins C 2-3-4-5-7-15-17-18-19)	-0.2	-0.9	V
135 to 143	Input Clamp Voltage 4 (to V_{DD})	V_{IC4}	-	4(i)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins D/F 1-2-3-4-5-12-13-14-15) (Pins C 2-3-4-5-7-15-17-18-19)	0.2	0.9	V

NOTES: See Page 25.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
144 to 147	Input Capacitance (Control Inputs)	C_{IN}	3012	4(j)	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = V_{EE} = 0V$ Note 3 (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-	10	pF
148 to 153	Input or Output Capacitance (Channel IN/OUT)	C_{IN-OUT}	3012	4(k)	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = V_{EE} = 0V$ Note 3 (Pins D/F 1-2-3-5-12-13) (Pins C 2-3-4-7-15-17)	-	10	pF
154 to 156	Output or Input Capacitance (Common OUT/IN)	C_{OUT-IN}	3012	4(l)	V_{IN} (Not Under Test) = 0V $V_{DD} = V_{SS} = V_{EE} = 0V$ Note 3 (Pins D/F 4-14-15) (Pins C 5-18-19)	-	38	pF
157 to 158	Propagation Delay Low to High Signal IN to Signal OUT (Channel turned ON) (by to bCO/I and bCO/I to by)	t_{PLH1}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Address Inputs) = 4.2V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V$ Note 4 Pins D/F Pins C 1 to 15 2 to 19 15 to 1 19 to 2	-	12	ns
159 to 160	Propagation Delay High to Low Signal IN to Signal OUT (Channel turned ON) (by to bCO/I and bCO/I to by)	t_{PHL1}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (Address Inputs) = 4.2V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V$ Note 4 Pins D/F Pins C 1 to 15 2 to 19 15 to 1 19 to 2	-	12	ns
161	Propagation Delay Low to High Select IN to Common OUT/IN (Channel turned ON) (A to aCO/I)	t_{PLH2}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (ax) = 0.9V V_{IN} (ay) = 3.15V V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V$ Note 4 Pins D/F Pins C 11 to 14 14 to 18	-	44	ns

NOTES: See Page 25.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
162	Propagation Delay High to Low Select IN to Common OUT/IN (Channel turned ON) (A to aCO/I)	t_{PHL2}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (ax) = 0.9V V_{IN} (ay) = 3.15V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 4 \ Pins D/F Pins C \ 11 to 14 14 to 18	-	44	ns
163	Output Enable Time High Impedance to Low Output 1 (A to ay)	t_{PZL1}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (aCO/I) = 0.9V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 4 \ Pins D/F Pins C \ 11 to 13 14 to 17	-	44	ns
164 to 165	Output Enable Time High Impedance to Low Output 2 (Inhibit to ax and aCO/I)	t_{PZL2}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (ax) or (aCO/I) = 0.9V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 4 \ Pins D/F Pins C \ 6 to 12 8 to 15 \ 6 to 14 8 to 18	-	44	ns
166	Output Enable Time High Impedance to High Output 1 (A to ay)	t_{PZH1}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN}(aCO/I) = 3.15V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 4 \ Pins D/F Pins C \ 11 to 13 14 to 17	-	44	ns
167 to 168	Output Enable Time High Impedance to High Output 2 (Inhibit to ax and aCO/I)	t_{PZH2}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (ax) or (aCO/I) = 3.15V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 4 \ Pins D/F Pins C \ 6 to 12 8 to 15 \ 6 to 14 8 to 18	-	44	ns

NOTES: See Page 25.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
169	Output Disable Time Low Output to High Impedance 1 (A to ay)	t_{PLZ1}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (aCO/I) = 0.9V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 4 Pins D/F Pins C 11 to 13 14 to 17	-	42	ns
170 to 171	Output Disable Time Low Output to High Impedance 2 (Inhibit to ax and aCO/I)	t_{PLZ2}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN} (ax) or (aCO/I) = 0.9V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 4 Pins D/F Pins C 6 to 12 8 to 15 6 to 14 8 to 18	-	42	ns
172	Output Disable Time High Output to High Impedance 1 (A to ay)	t_{PHZ1}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN}(aCO/I) = 3.15V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 4 Pins D/F Pins C 11 to 13 14 to 17	-	42	ns
173 to 174	Output Disable Time High Output to High Impedance 2 (Inhibit to ax and aCO/I)	t_{PHZ2}	3003	4(m)	V_{IN} (Under Test) = Pulse Generator V_{IN}(ax) or (aCO/I) = 3.15V V_{IN} (Remaining Inputs) = 0V V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Pins D/F Pins C 6 to 12 8 to 15 6 to 14 8 to 18	-	42	ns

NOTES

1. Maximum time to output comparator strobe 30μs.
2. Channel ON resistance matching may be calculated from the results obtained during R_{ON} testing. The results of measurements from all Channel I/O to Common O/I and reverse should be compared against each other and the maximum limits given below are guaranteed.

	R_{ON1}	R_{ON2}
$\Delta R_{ON}(\Omega)$	20	20

3. Guaranteed but not tested.
4. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS MIN	LIMITS MAX	UNIT
1	Functional Test 1	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = V_{EE} = 0V$ $t_r < 1.0\mu s$, $f = 10kHz$ (min) Note 1	-	-	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V$, $V_{IH} = 3.15V$ $V_{DD} = 4.5V$, $V_{SS} = V_{EE} = 0V$ $t_r = t_f < 500ns$ $f = 10kHz$ (min) Note 1	-	-	-
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V$, $V_{IH} = 4.2V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ $t_r = t_f < 400ns$ $f = 10kHz$ (min) Note 1	-	-	-
4 to 5	Quiescent Current	I_{DD}	3005	4(a)	$V_{IL} = 0V$, $V_{IH} = 6.0V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ (Pin D/F 16) (Pin C 20)	-	8.0	μA
6 to 9	Input Current Low Level Address and Inhibit	I_{IL}	3009	4(b)	V_{IN} (Under Test) $= 0V$ V_{IN} (Remaining Inputs) $= 6.0V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-	-1.0	μA
10 to 13	Input Current High Level Address and Inhibit	I_{IH}	3010	4(c)	V_{IN} (Under Test) $= 6.0V$ V_{IN} (Remaining Inputs) $= 0V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-	1.0	μA
14 to 19	Channel OFF Leakage Current 1 (Any Channel)	I_{OFF1}	-	4(d)	V_{IN} (Inhibit) $= 6.0V$ V_{IN} (Address Inputs) $= 0V$ V_{IN} (Channel I/O) $= 6.0V$ V_{IN} (Channel O/I) $= 0V$ $V_{DD} = 6.0V$, $V_{SS} = V_{EE} = 0V$ Pins D/F Pins C 1 to 15 2 to 19 2 to 15 3 to 19 3 to 4 4 to 5 5 to 4 7 to 5 12 to 14 15 to 18 13 to 14 17 to 18	-	-1.0	μA

NOTES: See Page 25.

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
20 to 25	Channel OFF Leakage Current 2 (Any Channel)	I_{OFF2}	-	4(d)	V_{IN} (Inhibit) = 6.0V V_{IN} (Address Inputs) = 0V V_{IN} (Channel I/O) = 0V V_{IN} (Common O/I) = 6.0V V_{DD} = 6.0V, V_{SS} = V_{EE} = 0V Pins D/F Pins C 15 to 1 19 to 2 15 to 2 19 to 3 4 to 3 5 to 4 4 to 5 5 to 7 14 to 12 18 to 15 14 to 13 18 to 17	-	1.0	µA
26 to 28	Channel OFF Leakage Current 3 (All Channels)	I_{OFF3}	-	4(e)	V_{IN} (Inhibit) = 6.0V V_{IN} (Address Inputs) = 0V V_{IN} (Channel I/O) = 0V V_{IN} (Common O/I) = 6.0V V_{DD} = 6.0Vdc, V_{SS} = V_{EE} = 0V Pins D/F Pins C 4 to 3 5 to 4 4 to 5 5 to 7 14 to 12 18 to 15 14 to 13 18 to 17 15 to 1 19 to 2 15 to 2 19 to 3	-	1.0	µA
29 to 31	Channel OFF Leakage Current 4 (All Channels)	I_{OFF4}	-	4(e)	V_{IN} (Inhibit) = 6.0V V_{IN} (Address Inputs) = 0V V_{IN} (Channel I/O) = 6.0V V_{IN} (Common O/I) = 0V V_{DD} = 6.0V, V_{SS} = V_{EE} = 0V Pins D/F Pins C 3 to 4 4 to 5 5 to 4 7 to 5 12 to 14 15 to 18 13 to 14 17 to 18 1 to 15 2 to 19 2 to 15 3 to 19	-	-1.0	µA

NOTES: See Page 25.

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
32 to 79	Channel ON Resistance 1	R_{ON1}	-	4(f)	V_{IN} (Inhibit) = 0V V_{IN} (Address Inputs): V_{IL} = 0V, V_{IH} = 3.15V I_{SIG} = 1.0mA Channel Input Conditions: Test Table, Figure 4(f)(ii) V_{DD} = 4.5V, V_{SS} = V_{EE} = 0V Note 2 Pins D/F Pins C 1 to 15 2 to 19 2 to 15 3 to 19 3 to 4 4 to 5 5 to 4 7 to 5 12 to 14 15 to 18 13 to 14 17 to 18 15 to 1 19 to 2 15 to 2 19 to 3 4 to 3 5 to 4 4 to 5 5 to 7 14 to 12 18 to 15 14 to 13 18 to 17	-	270	Ω
80 to 115	Channel ON Resistance 2	R_{ON2}	-	4(f)	V_{IN} (Inhibit) = 0V V_{IN} (Address Inputs): V_{IL} = 0V, V_{IH} = 6.0V I_{SIG} = 1.0mA Channel Input Conditions: Test Table, Figure 4(e)(ii). V_{DD} = 6.0V, V_{SS} = V_{EE} = 0V Note 2 Pins D/F Pins C 1 to 15 2 to 19 2 to 15 3 to 19 3 to 4 4 to 5 5 to 4 7 to 5 12 to 14 15 to 18 13 to 14 17 to 18 15 to 1 19 to 2 15 to 2 19 to 3 4 to 3 5 to 4 4 to 5 5 to 7 14 to 12 18 to 5 14 to 13 18 to 17	-	240	Ω

NOTES: See Page 25.

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
118 to 121	Input Clamp Voltage 1 (to V_{SS})	V_{IC1}	-	4(i)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	-0.1	-1.2	V
122 to 125	Input Clamp Voltage 2 (to V_{DD})	V_{IC2}	-	4(i)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	0.1	1.2	V
126 to 134	Input Clamp Voltage 3 (to V_{SS})	V_{IC3}	-	4(i)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins D/F 1-2-3-4-5-12-13-14-15) (Pins C 2-3-4-5-7-15-17-18-19)	-0.05	-1.2	V
135 to 143	Input Clamp Voltage 4 (to V_{DD})	V_{IC4}	-	4(i)	I_{IN} (Under Test) = 0.1mA V_{DD} = 0V, V_{SS} = Open All Other Pins Open (Pins D/F 1-2-3-4-5-12-13-14-15) (Pins C 2-3-4-5-7-15-17-18-19)	0.05	1.2	V

NOTES: See Page 25.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN NO.	CONTROL INPUTS				CHANNEL INPUTS/OUTPUTS									PACKAGE	D.C. SUPPLY		
	6 8	9 12	10 13	11 14	1 2	2 3	3 4	4 5	5 7	12 15	13 17	14 18	15 19	DIL, FP CP	7 9	8 10	16 20
1	0	0	0	0	1	1	1	1	1	1	1	1	1		V_{EE}	V_{SS}	V_{DD}
2	0	1	1	1	0	0	0	0	0	0	0	0	0		↓	↓	↓

NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

NOTES

1. Each input to be tested separately.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL

NOTES
1. Each input to be tested separately.

FIGURE 4(d) - CHANNEL OFF LEAKAGE CURRENT

NOTES
1. Each channel to be tested separately.

FIGURE 4(e) - CHANNEL TOTAL OFF LEAKAGE CURRENT

NOTES
1. All channels to be tested together.

## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(f)(i) - CHANNEL ON RESISTANCE

NOTES

1. $R_{ON} = \dfrac{V_{IN} - V_{OUT}}{I_{SIG}}$

FIGURE 4(f)(ii) - TEST TABLE FOR CHANNEL ON RESISTANCE

TEST NO.	CONTROL INPUTS				CHANNEL INPUTS/OUTPUTS						COMMON I/O			PACKAGE	NOTES 1 to 2
	6 8	9 12	10 13	11 14	1 2	2 3	3 4	5 7	12 15	13 17	4 5	14 18	15 19	DIL, FP CCP	
1	0	1	1	1	0						V_{IS}	V_{IS}	V_{IS}		
2	0	0	0	0		0									
3	0	1	1	1			0								
4	0	0	0	0				0			↓	↓	↓		
5	0	0	0	0					0						
6	0	1	1	1						0					
7	0	1	1	1	V_{IS}						0	0	0		
8	0	0	0	0		V_{IS}									
9	0	1	1	1			V_{IS}								
10	0	0	0	0				V_{IS}			↓	↓	↓		
11	0	0	0	0					V_{IS}						
12	0	1	1	1						V_{IS}					↓

NOTES

1. Logic Level Definitions: 0 = V_{SS}, 1 = V_{IH}.
2. R_{ON1} performed with V_{IS} = 0.5V, 1.0V, 3.5V, 4.0V
   R_{ON2} performed with V_{IS} = 1.0V, 3.0V, 5.0V.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - THRESHOLD VOLTAGE N-CHANNEL   FIGURE 4(h) - THRESHOLD VOLTAGE P-CHANNEL

FIGURE 4(i) - INPUT CLAMP VOLTAGE

NOTES

1. Each input to be tested separately.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(j) - INPUT CAPACITANCE, ADDRESS AND INHIBIT

FIGURE 4(k) - CHANNEL INPUT/OUTPUT CAPACITANCE

NOTES
1. Each input to be tested separately.
2. f = 100kHz to 1MHz.

NOTES
1. Each input/output to be tested separately.
2. f = 100kHz to 1MHz.

FIGURE 4(l) - COMMON OUTPUT OR INPUT CAPACITANCE

NOTES
1. f = 100kHz to 1MHz.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(m) - PROPAGATION DELAY AND TRANSITION TIME

PARAMETER	R_L	C_L	S_1	S_2
t_{PZH}	1kΩ	50pF	OPEN	CLOSED
t_{PZL}			CLOSED	OPEN
t_{PHZ}	1kΩ	50pF	OPEN	CLOSED
t_{PLZ}			CLOSED	OPEN
t_{PHL}, t_{PLH},	-	50pF	OPEN	OPEN

VOLTAGE WAVEFORMS

NOTES

1. Pulse Generator: V_p = 0 to V_{DD}, t_r and $t_f \leq 6$ns, f = 1.0MHz minimum, 50% Duty Cycle, Z_{OUT} = 50Ω.

2. C_L = 50pF $\pm$ 5% including scope, wiring and stray capacitance without package in test fixture.

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
4 to 5	Quiescent Current	I_{DD}	As per Table 2	As per Table 2	± 120	nA
6 to 9	Input Current Low Level Address and Inhibit	I_{IL}	As per Table 2	As Per Table 2	± 20	nA
10 to 13	Input Current High Level Address and Inhibit	I_{IH}	As per Table 2	As Per Table 2	± 20	nA
Note (1)	Channel ON Resistance 1	R_{ON1}	As per Table 2	As per Table 2	± 20	Ω
Note (2)	Channel ON Resistance 2	R_{ON2}	As per Table 2	As per Table 2	± 20	Ω
116	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	V
117	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	V

NOTES

1. Test Numbers: 32, 38, 44, 50, 56, 62, 68, 74.
2. Test Numbers: 80, 86, 92, 98, 104, 110.

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+125 (+0-5)	°C
2	Outputs - (Pins D/F 4-14-15) (Pins C 5-18-19)	V_{OUT}	Open or V_{SS}	-
3	Inputs - (Pins D/F 1-2-3-5-12-13) (Pins C 2-3-4-7-15-17)	V_{IN}	V_{SS}	V
4	Inputs - (Pins D/F 6- 9-10-11) (Pins C 8-12-13-14)	V_{IN}	V_{DD}	V
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V_{DD}	6.0 (+0-0.5)	V
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V_{SS}	0	V
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V_{EE}	0	V
8	Duration	t	72	Hours

NOTES
1. Input Protection Resistor = 680Ω minimum to 47kΩ maximum.
2. Output Load = 1kΩ minimum to 10kΩ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+125 (+0-5)	°C
2	Output - (Pins D/F 4-14-15) (Pins C 3-18-19)	V_{OUT}	Open or V_{SS}	-
3	Inputs - (Pins D/F 1-2-3-5-12-13) (Pins C 2-3-4-7-15-17-)	V_{IN}	V_{DD}	V
4	Inputs - (Pins D/F 6-9-10-11) (Pins C 8-12-13-14)	V_{IN}	V_{SS}	V
5	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V_{DD}	6.0 (+0-0.5)	V
6	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V_{SS}	0	V
7	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V_{EE}	0	V
8	Duration	t	72	Hours

NOTES
1. Input Load = Protection Resistor = 2kΩ minimum to 47kΩ maximum.
2. Output Load = 1kΩ minimum to 10kΩ maximum.

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

| NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T_{amb}	+125 (+0-5)	°C
2	Output - (Pins D/F 4-14-15) (Pins C 5-18-19)	V_{OUT}	V_{DD}	V
3	Inputs - (Pin D/F 1) (Pin C 2) (Pin D/F 2) (Pin C 3) (Pin D/F 3) (Pin C 4) (Pin D/F 5) (Pin C 7) (Pin D/F 6) (Pin C 8) (Pin D/F 9) (Pin C 12) (Pin D/F 10) (Pin C 13) (Pin D/F 11) (Pin C 14) (Pin D/F 12) (Pin C 15) (Pin D/F 13) (Pin C 17)	V_{IN}	V_{GEN8} V_{GEN5} V_{GEN9} V_{GEN6} V_{GEN10} V_{GEN3} V_{GEN2} V_{GEN1} V_{GEN4} V_{GEN7}	Vac
4	Pulse Voltage	V_{GEN}	0V to V_{DD}	Vac
5	Pulse Frequency Square Wave	f_{GEN1} f_{GEN2} f_{GEN3} f_{GEN4} f_{GEN5} f_{GEN6} f_{GEN7} f_{GEN8} f_{GEN9}	100k ± 10% 20k ± 10% 20k ± 10% 20k ± 10% 10k ± 10% 5.0k ± 10% 2.5k ± 10% 1.25k ± 10% 625 ± 10% $t_r \approx t_f \leq 400ns$	Hz
6	Pulse Square Wave	GEN10	One 5µs positive pulse each 35ms $t_r \approx t_f \leq 400ns$	-
7	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V_{DD}	6.0 (+0-0.5)	V
8	Positive Supply Voltage (Pin D/F 8) (Pin C 10)	V_{SS}	0	V
9	Negative Supply Voltage (Pin D/F 7) (Pin C 9)	V_{EE}	0	V

NOTES: See Page 37.

TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST (CONTINUED)

NOTES

1. Input Protection Resistor = 680Ω minimum to 100kΩ maximum.
2. Output Load = 1kΩ minimum to 10kΩ maximum.
3.

V_{GEN1}

V_{GEN2}

V_{GEN3}

V_{GEN4}

V_{GEN5}

10kHz

V_{GEN6}

V_{GEN7}

V_{GEN8}

V_{GEN9}

625Hz

5µs

V_{GEN10}

## FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS


NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST

NOTES
1. Pin numbers in parenthesis are for the chip carrier package.

4.8   ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)

4.8.1   Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2   Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3   Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4   Conditions for Operating Life Tests

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5   Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6   Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9   TOTAL DOSE IRRADIATION TESTING

4.9.1   Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2   Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3   Electrical Measurements

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

| NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ) (NOTE 1)	ABSOLUTE		UNIT
						MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2	-	-	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-	-	-
3	Functional Test 3	-	As per Table 2	As per Table 2	-	-	-	-
4 to 5	Quiescent Current	I_{DD}	As per Table 2	As per Table 2	± 0.12	-	0.4	μA
6 to 9	Input Current Low Level Address and Inhibit	I_{IL}	As per Table 2	As per Table 2	± 20	-	-50	nA
10 to 13	Input Current High Level Address and Inhibit	I_{IH}	As per Table 2	As per Table 2	± 20	-	50	nA
14 to 19	Channel OFF Leakage Current 1 (Any Channel)	I_{OFF1}	As per Table 2	As per Table 2	-	-	-100	nA
26 to 28	Channel OFF Leakage Current 3 (All Channels)	I_{OFF3}	As per Table 2	As per Table 2	-	-	100	nA
32 to 79	Channnel ON Resistance 1	R_{ON1}	As per Table 2	As per Table 2	± 20	-	180	Ω
80 to 115	Channel ON Resistance 2	R_{ON1}	As per Table 2	As per Table 2	± 20		160	Ω
116	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.3	-0.45	-1.45	V
117	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V

NOTES

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.

FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING

NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	ABSOLUTE		UNIT
						MIN	MAX	
4 to 5	Quiescent Current	I_{DD}	As per Table 2	As per Table 2	-	-	40	µA
116	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	± 0.6	-0.4	-1.5	V
117	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	± 0.6	0.4	1.4	V

APPENDIX 'A'

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.