

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS OCTAL BUS BUFFERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 54HC241

ESCC Detail Specification No. 9401/035

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 45

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

HCMOS OCTAL BUS BUFFERS

WITH 3-STATE OUTPUTS,

BASED ON TYPE 54HC241

ESA/SCC Detail Specification No. 9401/035

space components coordination group

			Approved by			
lssue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy			
***	Issue 2	March 2002	7.2005	Am		
		-				



DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supercedes Issue 1 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 1 and the changes agreed by the following DCRs:- Cover page : DCN . Para. 1.3 . New sentence added Table 1(a) . New Variants 10 and 11 added Figure 2(c) . In the drawing, Pin 20 location corrected Figure 2(g) . New Figure added Notes to Figures . Title amended to include SO Para. 4.3.2 . Text amended to include SO Para. 4.3.2 . New sentence inserted after 'No. 23500' Para. 4.5.2 . New sentence inserted after 'No. 23500' Para. 4.5.2 . New deviations added . New deviations added	None 221603 221561 221561 221561 221561 221561 221561 221561 221603 221603 221603
			• ••

000000000000000000000000000000000000000		***************************************	222222222222222222222222222222222222222			
	GAD			PAGE	3	
till som to be a second so that the second source of the second source o		ESA/SCC Detail Specification	<u>.</u>			
		No. 9401/035		ISSUE	2	
	5	110. 340 17005			1	
	***************************************			****	50000000000000000000000000000000000000	
		TABLE OF CONTENTS				
1.	GENERAL				Page 5	
1.1	90000					
1.2	Scope Component Type Varian	nte			5	
1.3	Maximum Ratings				5 5	
1.4	Parameter Derating Info	rmation			5	
1.5	Physical Dimensions				5	
1.6	Pin Assignment				5	
1.7	Truth Table				5	
1.8	Circuit Schematic				5	
1.9	Functional Diagram				5	
1.10	Handling Precautions	1			5	
1.11	Input and Output Protec	tion Networks			5	
2. <u>APPLICABLE DOCUMENTS</u>						
3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS					18	
4. <u>REQUIREMENTS</u>					18	
4.1	General					
4.2	Deviations from Generic	Specification			18 18	
4.2.1	Deviations from Special	In-process Controls			18	
4.2.2	Deviations from Final Pre				18	
4.2.3	Deviations from Burn-in				18	
4.2.4	Deviations from Qualifica				18	
4.2.5	Deviations from Lot Acc	eptance Tests			19	
4.3 4.3.1	Mechanical Requirement	ts			19	
4.3.2	Dimension Check Weight				19	
4.4	Materials and Finishes				19	
4.4.1	Case				19	
4.4.2	Lead Material and Finish				19	
4.5	Marking				19 19	
4.5.1	General				19	
4.5.2	Lead Identification				19	
4.5.3	The SCC Component Nu	umber			20	
4.5.4	Traceability Information				20	
4.6 4.6.1	Electrical Measurements				20	
4.6.2	Electrical Measurements				20	
4.6.3	Circuits for Electrical Me	at High and Low Temperatures			20	
4.7	Burn-in Tests	asurements			20	
4.7.1	Parameter Drift Values				20	
4.7.2	Conditions for H.T.R.B.	and Power Burn-in			20 20	
4.7.3	Electrical Circuits for H.T				20 20	
4.8	Environmental and Endu	urance Tests			40	
4.8.1	Electrical Measurements	on Completion of Environmental Tests		مەنت	40	
4.8.2	Electrical Measurements	at Intermediate Points during Endurance T	ests		40	
4.8.3	Electrical Measurements	on Completion of Endurance Tests	,	•	40	
4.8.4	Conditions for Operating				40	
4.8.5	Electrical Circuits for Op		-	-	40	
4.8.6	Conditions for High Tem	perature Storage Test			40	

	see /	ESA/SCC Detail Specification No. 9401/035	PAGE	4 2				
4.9	Total Dose Irradiation T	esting		Page 40				
4.9.1	Application			40				
4.9.2 4.9.3	Bias Conditions Electrical Measurement			40				
4.3.0	ciectical measurement	5		40				
TABLE	S							
1(a)	Type Variants			6				
1(b)	Maximum Ratings			6				
2	Electrical Measurement	s at Room Temperature - d.c. Parameters	\$	21				
3	Electrical Measurement	s at Room Temperature - a.c. Parameters s at High and Low Temperatures	5	25				
4	Parameter Drift Values		27 35					
5(a)		Conditions for Burn-in High Temperature Reverse Bias, N-Channels						
5(b)	Conditions for Burn-in H	els	36 36					
5(C)	Conditions for Power B		37					
5	Electrical Measurement	and	41					
7	at Intermediate Points a	nd on Completion of Endurance Testing						
		During and on Completion of Irradiation	lesting	43				
FIGUR								
1	Not applicable							
2	Physical Dimensions			7				
3(a)	Pin Assignment			15				
8(b) 8(c)	Truth Table Circuit Schematic			15				
	Functional Diagram			16 16				
3(d)		Functional Diagram Input and Output Protection Networks						
		tion Networks		47				
3(e)	Circuits for Electrical Me	tion Networks asurements		17 31				
3(d) 3(e) 1 5(a)	Circuits for Electrical Me Electrical Circuit for Bur	asurements n-ìn High Temperature Reverse Bias, N-C	hannels	31				
3(e) 1 5(a) 5(b)	Circuits for Electrical Me Electrical Circuit for Bun Electrical Circuit for Bun	asurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C	hannels hannels					
3(e) 1 5(a) 5(b) 5(c)	Circuits for Electrical Me Electrical Circuit for Bur Electrical Circuit for Bur Electrical Circuit for Pow	asurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C rer Burn-in and Operating Life Test	hannels hannels	31 38 38 39				
3(e) 1 5(a) 5(b)	Circuits for Electrical Me Electrical Circuit for Bun Electrical Circuit for Bun	asurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C rer Burn-in and Operating Life Test	hannels hannels	31 38 38				
3(e) 1 5(a) 5(b) 5(c) 5	Circuits for Electrical Me Electrical Circuit for Bur Electrical Circuit for Bur Electrical Circuit for Pow	asurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C rer Burn-in and Operating Life Test iation Testing	hannels hannels	31 38 38 39				
3(e) 1 5(a) 5(b) 5(c) 3 1PPEN 4'	Circuits for Electrical Me Electrical Circuit for Bur Electrical Circuit for Bur Electrical Circuit for Pow Bias Conditions for Irrad	asurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C ver Burn-in and Operating Life Test iation Testing <u>cific Manufacturers only</u> FOR TEXAS INSTRUMENTS (F)	hannels hannels	31 38 39 42				
3(e) 1 5(a) 5(b) 5(c) 3 APPEN	Circuits for Electrical Me Electrical Circuit for Bur Electrical Circuit for Bur Electrical Circuit for Pow Bias Conditions for Irrad	asurements n-in High Temperature Reverse Bias, N-C n-in High Temperature Reverse Bias, P-C rer Burn-in and Operating Life Test iation Testing	hannels hannels	31 38 38 39				

.



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon, monolithic, high speed CMOS Octal Bus Buffer, with 3-State Outputs, based on Type 54HC241. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 <u>TRUTH TABLE</u> As per Figure 3(b).
- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are Categorised as Class 2 with a Minimum Critical Path Failure Voltage of 2500 Volts.

1.11 INPUT AND OUTPUT PROTECTION NETWORKS

Protection networks shall be incorporated into each input and output as shown in Figure 3(e).



- '

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
05	CHIP CARRIER	2(c)	2
06	FLAT	2(d)	G4
07	D.I.L.	2(e)	G4
08	CHIP CARRIER	2(f)	7
09	CHIP CARRIER	2(f)	4
10	SO CERAMIC	2(g)	G2
11	SO CERAMIC	2(g)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNITS	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to +7.0	v	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Notes 1, 2
3	Output Voltage	VOUT	-0.5 to V _{DD} + 0.5	V	Notes 1, 3
4	Device Dissipation (Continuous)	PD	420	mW	Note 4
5	Supply Current	IDDop	70	mA	
6	Operating Temperature Range	T _{op}	-55 to +125	°C	T _{amb}
7	Storage Temperature Range	T _{stg}	-65 to +150	°C	
8	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 265 + 245	°C	Note 5 Note 6

NOTES

1. Device is functional for $2.0V \le V_{DD} \le 6.0V$.

2. Input current limited to $I_{IC} = \pm 20 \text{mA}$.

- Output current limited to I_{OUT} = ±35mA.
 The maximum device dissipation is determined by I_{DDop} max. (70mA) x 6.0V.
 Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6.- Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 1 - PARAMETER DERATING INFORMATION

Not applicable.




FIGURE 2 - PHYSICAL DIMENSIONS








FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 20-PIN






SYMBOL	MILLIM	NOTEO	
OTMOOL	MIN	MAX	NOTES
A	2.10	2.72	***************************************
a1	3.0	3.70	
a2	0.63	1.14	3
В	1.93	2.39	
b	0.40	0.50	8
b1	0.20	0.30	8
D	25.14	25.65	
E	7.36	7.87	
е	2.54 T	/PICAL	6, 9
e1	22.73	22.99	
e2	7.62	8.12	
F	7.11	7.62	-
1	~	-3.86	
К	11.30	11.56	
l	1.27 TY	PICAL	8



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)






FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - DUAL-IN-LINE PACKAGE, 20-PIN








FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(f) - SQUARE CHIP CARRIER PACKAGE (3 LAYER BASE), 20 TERMINAL






SYMBOL	MILLIM	NOTES		
O THOOL	MIN	MAX	NUIES	
A	8.69	9.09		
В	7.80	9.09		
С	0.25	0.51	11	
D	0.89	1.14	12	
E	1.14	1.40	8	
F	- 0.56	0.71	8	
G	- 1.27 T	5, 9 🕺		
Н	1.63	2.54	,	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(g) - SMALL OUTLINE CERAMIC PACKAGE, 20-PIN



1.27 TYPICAL

9.00 TYPICAL

4.31 TYPICAL

0.48

0.90

10.65

0.43

0.38

0.60

10

0.33

5, 9

8

8

موج

L M

F

G

Н

K

N



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(g) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figures 2(c) and 2(f).
- 2. Dimension Q shall be measured at the point of exit of the lead from the body.
- 3. The dimension shall be measured from the seating plane to the base plane.
- 4. The dimension allows for off-centre lids, meniscus and glass overrun.
- 5. The true position pin or terminal spacing is 1.27mm between centrelines. Each pin or terminal centreline shall be located within ± 0.13 mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 6. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within ± 0.25mm of its true longitudinal position relative to Pin 1 and the highest pin number.
- 7. Applies to all 4 corners.
- 8. All leads or terminals.
- 9. 18 spaces for flat, SO and dual-in-line packages.

16 spaces for chip carrier packages.

- 10. Lead centreline when α is 0°.
- 11. Index corner only 2 dimensions.
- 12. 3 non-index corners 6 dimensions.





FIGURE 3(a) - PIN ASSIGNMENT





1Y1 2A4 1Y2 2A3 1Y3 18 17 16 15 14 2G 19 13 (2A2 V_{DD} 20 12 (1Y4 1G 1 2A1 11 (1A1 2 10 (VSS 2Y4 3 2Y1 9 4 5 6 7 8 1A2 2Y3 1A3 2Y2 1A4

CHIP CARRIER PACKAGE

TOP VIEW

FIGURE 3(b) - TRUTH TABLE

FIRST SET

OUTPUT

1Y

Н

L

Ζ

INPUTS

1A

Н

L

Х

1Ĝ

L

L

Н

ب. مرج

<u>S</u>	Ē	<u>C</u>	<u>0</u>	N	D	<u>S</u>	E	T

÷....

	INPUTS		OUTPUT
:	2G	2A	2Y
	H H L	H L X	H L Z

NOTES 1. Logic Level Definitions: L = Low Level, H = High Level, Z = High Impedance, X = threlevant.



مرج "

No. 9401/035


FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH BUFFER)


Not applicable.

FIGURE 3(d) - FUNCTIONAL DIAGRAM

1G 1A1 1A2	(1) EN (18) (18) (16) (14) (14)	1Y1 1Y2
1A3		1Y3
1A4	(8) (12)	1Y4
2G	(19) EN	
	(11) (9)	
2A1		2Y1
2A2	Ba (0)	2Y1 2Y2

~~···







2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following symbols are used:

V_{IC} = Input Clamp Voltage.I_{IC} = Input Clamp Diode Current.

4. **BEQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein are stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirements and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

- (a) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during irradiation qualification and maintenance of qualification.
- (b) Para. 5.2.2, Total Dose Irradiation Testing: Shall be performed during procurement on an irradiation lot acceptance basis at the total dose irradiation level specified in the Purchase Order.

4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.

- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u> None.
- 4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u> None.



4.2.5 <u>Deviations from Lot Acceptance Tests (Chart V)</u>

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 3.2 grammes for the dual-in-line package, 0.9 grammes for the flat and SO packages and 0.6 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed, preform-soldered or glass frit sealed.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2', Type '4' or Type '7' in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with the requirements of ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figures 2(c) and 2(f).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>940103501 BF</u>	
Detail Specification Number		
Type Variant (see Table 1(a))		
Testing Level (B or C, as applicable)		
Total Dose Irradiation Level (if applicable)		

The Total Dose Irradiation Level designation shall be added for those devices for which a sample has been successfully tested to the level in question. For these devices, a code letter shall be added in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125 (+0.5)$ °C and -55 (+5.0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and test sequences for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to H.T.R.B. and Power Burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $T_{amb} = +22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

For H.T.R.B. Burn-in, the parameter drift values (Δ) shall be applied before the N-Channel (0 hours) and after the P-Channel (144 hours) burn-in.

4.7.2 Conditions for H.T.R.B. and Power Burn-in

The requirements for H.T.R.B. and Power Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Power Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B and Power Burn-in

Circuits for use in performing the H.T.R.B. and Power Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



_ **~ ~**

...

. .-

inia .

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	1 15 11-22
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test 1	-	u	3(b)	Verify Truth Table without Load. $V_{IL} = 0.3V$, $V_{IH} = 1.5V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ $t_r < 1.0\mu s$, f = 10kHz (min) Note 1		~	-
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V, V_{IH} = 3.15V$ $V_{DD} = 4.5V, V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	T	~
3	Functional Test 3	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	~	
4 to 7	Quiescent Current	dal	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	0.4	μΑ
8 to 17	Input Current Low Level	Ι _{ΙL}	3009	4(b)		~	-50	nA
18 to 27	Input Current High Level	ΙH	3010	4(c)	V_{IN} (Under Test) = 6.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6.0V, V_{SS} = 0V (Pins 1-2-4-6-8-11-13-15- 17-19)	-	50	nA



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST		TEST CONDITIONS	LIN	AITS	
NO.	CHARACTERISTICS	SYMBOL	METHOD MIL-STD 883	FIG.	(PINS UNDER TEST D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
28 to 35	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.3V$ $V_{IN(1\overline{G})} = 0.3V$ or $V_{IN(2G)} = 1.5V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	~	0.1	V
36 to 43	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN(1G)} = 0.9V$ or $V_{IN(2G)} = 3.15V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.1	V
44 to 51	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(1G)} = 1.2V$ or $V_{IN(2G)} = 4.2V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.1	V
52 to 59	Output Voltage Low Level 4	bitage Vol4 3007 4(d) Buffer Under Test:		~	0.26	V		
60 to 67	Output Voltage V _{OL5} Low Level 5		3007 	4(d)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(1\overline{G})} = 1.2V$ or $V_{IN(2\overline{G})} = 4.2V$ $I_{OL} = 7.8mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	• • •	0.26	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

			TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	AITS	
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP	MIN	MAX	UNIT
68 to 75	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 1.5V$ $V_{IN(1G)} = 0.3V$ or $V_{IN(2G)} = 1.5V$ $I_{OH} = -20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	1.9	-	V
76 to 83	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN(1G)} = 0.9V$ or $V_{IN(2G)} = 3.15V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	4.4	-	
84 to 91	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN(1G)} = 1.2V$ or $V_{IN(2G)} = 4.2V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	5.9	-	V
92 to 99	Output Voltage High Level 4	Dutput Voltage V _{OH4} 3006 4(e) Buffer Under Test:		3.98	-	V		
100 to 107	Output Voltage High Level 5	V _{OH5}	3006 - - -	4(0)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN(1\overline{G})} = 1.2V$ or $V_{IN(2\overline{G})} = 4.2V$ $I_{OH} = -7.8mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	5.48	-	V



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP	LIN	IITS	UNIT
			883	110.	C = CCP	MIN	MAX	
108	Threshold Voltage N-Channel	V _{THN}	Ţ	All Other Input at circuit $V_{IN} = 5.0V$ $V_{DD} = 5.0V$, $I_{SS} = -10\mu A$ (Pin 10)				V
109	Threshold Voltage P-Channel	V _{THP}	-	4(g)	$1\overline{G}$ Input at Ground All Other Inputs: V _{IN} = -5.0Vdc V _{SS} = -5.0V, I _{DD} = 10µA (Pin 20)	0.45	1.35	V
110 to 119	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins 1-2-4-6-8-11-13-15- 17-19)	-0.4	-0.9	V
120 to 129	Input ClampVoltage (to V _{DD})	V _{IC2}	4	4(h)	$I_{IN} \text{ (Under Test)} = 0.1\text{mA}$ $V_{DD} = 0\text{V}, V_{SS} = \text{Open},$ All Other Pins Open (Pins 1-2-4-6-8-11-13-15- 17-19)	0.4	0.9	V
130 to 137	Output Leakage Current Third State (Low Level Applied)	I _{OZL}	3006	4(i)	$V_{IN(1G)} = 6.0V \text{ or} V_{IN(2G)} = 0V V_{IN}(Remaining Inputs) = 0V V_{OUT} = 0V V_{DD} = 6.0V, V_{SS} = 0V (Pins 3-5-7-9-12-14-16-18)$	~	- 0.5	μΑ
138 to 145	Output Leakage Current Third State (High Level Applied)	ЮZH	3006	4(i)	$V_{IN(1G)} = 6.0V \text{ or} \\ V_{IN(2G)} = 0V \\ V_{IN}(Remaining Inputs) = 0V \\ V_{OUT} = 6.0V \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins 3-5-7-9-12-14-16-18)$		0.5	μA

NOTES

1. Maximum time to output comparator strobe 30µs.

- Test each pattern of Figure 4(a).
 Guaranteed but not tested.
- 4. Measurements shall be performed on a 100% basis go-no-go, with read and record on a sample basis, LTPD7 (32 pieces) after Chart III (Burn-in) Tests.



.

1

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	AITS	
	UNANAUTENISTICS	STWBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
146 to 155	Input Capacitance	C _{iN}	3012	4(j) V _{IN} (Not Under Test) = 0Vdc V _{DD} = V _{SS} = 0V Note 3 (Pins 1-2-4-6-8-11-13-15- 17-19)		~	10	pF
156	Propagation Delay Low to High (1A1 to 1Y1)	t₽LH	3003	4(k)	Buffer Under Test: $V_{IN} =$ Pulse Generator $V_{IN(1G)} = 0.9V$ V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 4 <u>Pins</u> 2 to 18	■ 0	30	ns
157	Propagation Delay High to Low (1A1 to 1Y1)	ţьнг	3003	4(k)	Buffer Under Test: $V_{IN} =$ Pulse Generator $V_{IN(1G)} = 0.9V$ V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 4 <u>Pins</u> 2 to 18		30	ns
158	Transition Time Low to High	ţтгн	3004	4(k)	Buffer Under Test: $V_{IN} =$ Pulse Generator $V_{IN(1G)} = 0.9V$ V_{IN} (Remaining Inputs) = 0V $V_{DD} = 4.5V$, $V_{SS} = 0V$ Note 4 (Pin 18)	-	12	ns
159	Transition Time High to Low			•	12	ns		



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

		~~~~	200000000000000000000000000000000000000	****				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)			UNIT
160	Output Enable Time High Impedance to Low Output (2G to 2Y1)	tpzi	3003	4(k)	$V_{IN(2G)} = Pulse Generator$ $V_{IN(2A1)} = 0.9V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 4 $\frac{Pins}{19 \text{ to } 9}$	-	40	ns
161	Output Enable Time High Impedance to High Output (2G to 2Y1)	tрzн	3003	4(k)	$V_{IN(2G)} = Pulse GeneratorV_{IN(2A1)} = 3.15VV_{IN} (Remaining Inputs)= 0VV_{DD} = 4.5V, V_{SS} = 0VNote 4Pins19 to 9$	2 <b>_</b>	40	ns :
162	Output Disable Time Low Output to High Impedance (2G to 2Y1)	^t PLZ	3003	4(k)	$V_{IN(2G)} = Pulse Generator$ $V_{IN(2A1)} = 0.9V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 4 $\frac{Pins}{19 \text{ to } 9}$	-	40	ns
163	Output Disable Time High Output to High Impedance (2G to 2Y1)	tрнz	3003	4(k)	$V_{IN(2G)} = Pulse Generator$ $V_{IN(2A1)} = 3.15V$ $V_{IN} (Remaining Inputs)$ $= 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ Note 4 $Pins$ 19 to 9	-	40	ns

NOTES: See Page 24.

ب مربو ~ ~

• •• •



### TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES

	T	······	1	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~				
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Functional Test 1	~	3(b) Verify Truth Table without Load. $V_{IL} = 0.3V, V_{IH} = 1.5V$ $V_{DD} = 2.0V, V_{SS} = 0V$ $t_r < 1.0\mu s, f = 10kHz (min)$ Note 1		-	-	-	
2	Functional Test 2	-	-	3(b)	Verify Truth Table without Load. $V_{IL} = 0.9V$, $V_{IH} = 3.15V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ $t_r = t_f < 500ns$ f = 10kHz (min) Note 1	-	-	
3	Functional Test 3	-	~	3(b)	Verify Truth Table without Load. $V_{IL} = 1.2V, V_{IH} = 4.2V$ $V_{DD} = 6.0V, V_{SS} = 0V$ $t_r = t_f < 400ns$ f = 10kHz (min) Note 1	-	v	
4 to 7	Quiescent Current	dal	3005	4(a)	$V_{IL} = 0V, V_{IH} = 6.0V$ $V_{DD} = 6.0V, V_{SS} = 0V$ All Outputs Open Note 2 (Pin 20)	-	8.0	μΑ
8 to 17	Input Current Low Level	կլ	3009	4(b)	V_{IN} (Under Test) = 0V V_{IN} (Remaining Inputs) = 6.0V V_{DD} = 6.0V, V_{SS} = 0V (Pins 1-2-4-6-8-11-13-15- 17-19)	æ	-1.0	μΑ
18 to 27	Input Current High Level	Ι _Η	3010	4(c)	V_{IN} (Under Test) = 6.0V V_{IN} (Remaining Inputs) = 0V V_{DD} = 6.0V, V_{SS} = 0V (Pins 1-2-4-6-8-11-13-15- 17-19)	•	1.0	μΑ

.

NOTES: See Page 24.

••• •••

~ •

.

. _ . .

֥ -



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
28 to 35	Output Voltage Low Level 1	V _{OL1}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.3V$ $V_{IN(1G)} = 0.3V$ or $V_{IN(2G)} = 1.5V$ $I_{OL} = 20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.1	V
36 to 43	Output Voltage Low Level 2	V _{OL2}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN(1G)} = 0.9V$ or $V_{IN(2G)} = 3.15V$ $I_{OL} = 20\mu A$ All other inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	L	0.1	
44 to 51	Output Voltage Low Level 3	V _{OL3}	3007	4(d)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(1G)} = 1.2V$ or $V_{IN(2G)} = 4.2V$ $I_{OL} = 20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.1	V
52 to 59	Output Voltage Low Level 4	V _{OL4}	3007	4(d)	Buffer Under Test: $V_{IN} = 0.9V$ $V_{IN(1G)} = 0.9V$ or $V_{IN(2G)} = 3.15V$ $I_{OL} = 6.0mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V, V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	-	0.4	V
60 to 67	Output Voltage Low Level 5	V _{OL5}	3007	4(d)	Buffer Under Test: $V_{IN} = 1.2V$ $V_{IN(1G)} = 1.2V$ or $V_{IN(2G)} = 4.2V$ $I_{OL} = 7.8mA$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	• • •	0.4	V



ESA/SCC Detail Specification

No. 9401/035

TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

ſ	NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	N ÌTS	
				MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
	68 to 75	Output Voltage High Level 1	V _{OH1}	3006	4(e)	Buffer Under Test: $V_{IN} = 1.5V$ $V_{IN(1G)} = 0.3V \text{ or}$ $V_{IN(2G)} = 1.5V$ $I_{OH} = -20\mu A$ All other Inputs: $V_{IN} = 0V$ $V_{DD} = 2.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	1.9	-	V
	76 to 83	Output Voltage High Level 2	V _{OH2}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN(1G)} = 0.9V \text{ or}$ $V_{IN(2G)} = 3.15V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	4.4	~	
	84 to 91	Output Voltage High Level 3	V _{OH3}	3006	4(e)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN(1G)} = 1.2V \text{ or}$ $V_{IN(2G)} = 4.2V$ $I_{OH} = -20\mu A$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 6.0V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	5.9	u	
	92 to 99	Output Voltage High Level 4	V _{OH4}	3006	4(e)	Buffer Under Test: $V_{IN} = 3.15V$ $V_{IN(1G)} = 0.9V \text{ or}$ $V_{IN(2G)} = 3.15V$ $I_{OH} = -6.0mA$ All Other Inputs: $V_{IN} = 0V$ $V_{DD} = 4.5V$, $V_{SS} = 0V$ (Pins 3-5-7-9-12-14-16-18)	3.7	-	V
	100 to 107	Output Voltage V _{OH5} High Level 5		3006	4(e)	Buffer Under Test: $V_{IN} = 4.2V$ $V_{IN(1G)} = 1.2V$ or $V_{IN(2G)} = 4.2V$ $I_{OH} = -7.8mA$ All Other Inputs: $V_{IN} = 0V$	5.2	~	V
				-		$V_{DD} = 6.0 \forall$, $V_{SS} = 0 \lor$ (Pins 3-5-7-9-12-14-16-18)		- 404 	



TABLE 3 - ELECTRICAL MEASUREMENTS AT HIGH AND LOW TEMPERATURES (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	$D/F \approx DIP AND FP$ $C \approx CCP$)	MIÑ	MAX	UNIT
110 to 119	Input Clamp Voltage (to V _{SS})	V _{IC1}	~	4(h)	I_{IN} (Under Test) = -0.1mA V_{DD} = Open, V_{SS} = 0V All Other Pins Open (Pins 1-2-4-6-8-11-13-15- 17-19)	-0.1	-1.2	V
120 to 129	Input ClampVoltage (to V _{DD})	V _{IC2}		4(h)	$I_{IN} \text{ (Under Test)} \approx 0.1\text{mA}$ $V_{DD} \approx 0\text{V}, V_{SS} \approx \text{Open},$ All Other Pins Open (Pins 1-2-4-6-8-11-13-15- 17-19)	0.1	1.2	V
130 to 137	Output Leakage Current Third State (Low Level Applied)	lozi.	3006	4(i)	$ \begin{array}{l} \overline{V_{IN(1G)}} = 6.0V \text{ or} \\ V_{IN(2G)} = 0V \\ V_{IN} (Remaining Inputs) \\ = 0V \\ V_{OUT} = 0V \\ V_{DD} = 6.0V, V_{SS} = 0V \\ (Pins 3-5-7-9-12-14-16-18) \end{array} $	-	- 10	μA
138 to 145	Output Leakage Current Third State (High Level Applied)	^I оzн	3006	4(i)	$V_{IN(1G)} = 6.0V \text{ or} V_{IN(2G)} = 0V V_{IN} (Remaining Inputs) = 0V V_{OUT} = 6.0V V_{DD} = 6.0V, V_{SS} = 0V (Pins 3-5-7-9-12-14-16-18)$	-	10	μΑ

NOTES: See Page 24.

ست. مرج ~~



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - QUIESCENT CURRENT TEST TABLE

PATTERN												*****		OUT	PUTS	3			D.C. S	SUPPLY
NO.	1	2	4	6	8	11	13	15	17	19	3	5	7	9	12	14	16	18	10	20
1	0	1	1	1	1	1	1	1	1	1			••••••	OP	EN		**********	*******	V _{SS}	V _{DD}
2	0	0	0	0	0	0	0	0	0	1				OP	ΞN				Ĭ	
3	1	1	1	1	1	0	0	0	0	1				OPI	ΞN					
4	0	0	0	0	0	1	1	1	1	0				OPE	EN				↓ ↓	


<u>NOTES</u>

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4(b) - INPUT CURRENT LOW LEVEL

FIGURE 4(c) - INPUT CURRENT HIGH LEVEL



NOTES

---•:• 1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.





FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



NOTES


- 1. $V_{IN} = V_{IL}(max)$ with either 1 \overline{G} at $V_{IL}(max)$ or 2G at $V_{IH}(min)$.
- 2. Each output to be tested separately.

NOTES

- V_{IN} = V_{IH}(min) with either 1G at V_{IL}(max) or 2G at V_{IL}(max).
- 2. Each output to be tested separately.

FIGURE 4(f) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(g) - THRESHOLD VOLTAGE P-CHANNEL







FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



NOTES


---مرج


1. Each input to be tested separately.


<u>NOTES</u>

1. 1G Input at 6.0V or 2G Input at 0V.

2. Each output to be tested separately.










FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)




FIGURE 4(k) - PROPAGATION DELAY AND TRANSITION TIME

NOTES

1. Pulse Generator: $V_p = 0$ to V_{DD} , t_r and $t_f \le 6ns$, f = 1.0MHz minimum, 50% Duty Cycle, $Z_{OUT} = 50\Omega$.

2. $C_L = 50 pF \pm 5\%$ including scope, wiring and stray capacitance without package in test fixture.



•

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHÀNGE LIMITS (Δ)	UNIT
4 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 120	nA
8 to 17	Input Current Low Level	l _{IL}	As per Table 2	As per Table 2	±20	nA
18 to 27	Input Current High Level	I	As per Table 2	As per Table 2	±20	nA
52 to 59	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	V
92 to 99	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	V
108	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
109	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 3-5-7-9-12-14-16-18)	Vour	Open or V _{SS}	~
3	Inputs - (Pins 1-2-4-6-8-11-13-15-17-19)	V _{IN}	V _{SS}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

<u>NOTES</u>

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega min$, to $10k\Omega max$.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125(+ 0-5)	°C
2	Outputs - (Pins 3-5-7-9-12-14-16-18)	Vout	Open or V _{DD}	-
3	Inputs - (Pins 1-2-4-6-8-11-13-15-17-19)	V _{IN}	V _{DD}	V
4	Positive Supply Voltage (Pin 20)	V _{DD}	6.0(+ 0-0.5)	V
5	Negative Supply Voltage (Pin 10)	V _{SS}	0	V
6	Duration	t	72	Hours

<u>NOTES</u>

ست. مربع

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.



TABLE 5(c) - CONDITIONS FOR POWER BURN-IN AND OPERATING LIFE TEST

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	Tamb	+ 125(+ 0-5)	°C
2	Outputs - (Pins 3-5-7-9-12-14-16-18)	Vour	V _{DD}	V
3	Input - (Pin 19)	V _{IN}	V _{DD}	v
4	Inputs - (Pins 2-4-6-8-11-13-15-17)	V _{IN}	V _{GEN}	Vac
5	Input - (Pin 1)	V _{IN}	V _{SS}	V
6	Pulse Voltage	V _{GEN}	0V to V _{DD}	Vac
7	Pulse Frequency Square Wave	f	100k ±10% 50 ± 15% Duty Cycle t _r ≈ t _f ≤ 400ns	Hz
8	Positive Supply Voltage (Pin 20)	V _{DD}	6.0(+ 0-0.5)	V
9	Negative Supply Voltage (Pin 10)	V _{SS}	0	V

<u>NOTES</u>

ست. مرج

1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.

2. Output Load = $1k\Omega$ min. to $10k\Omega$ max.




FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS





FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS







FIGURE 5(c) - ELECTRICAL CIRCUIT FOR POWER BURN-IN AND OPERATING LIFE TEST



---مرج

.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}.$

4.8.4 <u>Conditions for Operating Life Tests</u>

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

4.8.6 <u>Conditions for High Temperature Storage Test</u>

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

4.9 TOTAL DOSE IRRADIATION TESTING

4.9.1 Application

If specified in Para. 4.2.1 of this specification, total dose irradiation testing shall be performed in accordance with the requirements of ESA/SCC Basic Specification No. 22900.

4.9.2 Bias Conditions

Continuous bias shall be applied during irradiation testing as shown in Figure 6 of this specification.

4.9.3 <u>Electrical Measurements</u>

The parameters to be measured prior to irradiation exposure are scheduled in Table 2 of this specification. Only devices which meet the requirements of Table 2 shall be included in the test sample.

The parameters to be measured during and on completion of irradiation testing are scheduled in Table 7 of this specification.



~

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

1	1		The second se					
NO.	CHARACTERISTICS	SYMBOL	MBOL SPEC. AND/OR TEST LIMI		CHANGE LIMITS			UNIT
			TEST METHOD	CONDITIONS	(Δ) (NOTE 1)	MIN	MAX	
1	Functional Test 1	-	As per Table 2	As per Table 2		~	-	-
2	Functional Test 2	-	As per Table 2	As per Table 2	-	-		-
3	Functional Test 3	-	As per Table 2	As per Table 2	~	-	-	-
4 to 7	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	±0.12		0.4	μΑ
8 to 17	Input Current Low Level	I _{IL}	As per Table 2	As per Table 2	±20	~	- 50	nA
18 to 27	Input Current High Level	IIH	As per Table 2	As per Table 2	±20		50	nA
52 to 59	Output Voltage Low Level 4	V _{OL4}	As per Table 2	As per Table 2	±0.026	-	0.26	V
60 to 67	Output Voltage Low Level 5	V _{OL5}	As per Table 2	As per Table 2	±0.026		0.26	V
92 to 99	Output Voltage High Level 4	V _{OH4}	As per Table 2	As per Table 2	±0.2	3.98	-	V
100 to 107	Output Voltage High Level 5	V _{OH5}	As per Table 2	As per Table 2	±0.2	5.48	~	V
108	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-0.45	- 1.45	v
109	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.3	0.45	1.35	V
130 to 137	Output Leakage Current Third State (Low Level Applied)	lozl	As per Table 2	As per Table 2	±0.2	-	~ 0.5	μА
138 to 145	Output Leakage Current Third State (High Level Applied)	Iozh	As per Table 2	As per Table 2	±0.2	ng *	0.5	μA

<u>NOTES</u>

1. The change limits (Δ) are applicable to the Operating Life test only. The change in parameters between initial and end point measurements shall not exceed the limits given. In addition, the absolute limits shall not be exceeded.





FIGURE 6 - BIAS CONDITIONS FOR IRRADIATION TESTING



.... مرج

<u>NOTES</u> 1. Input Protection Resistor = 680Ω min. to $47k\Omega$ max.



ــــ مرج No. 9401/035

TABLE 7 - ELECTRICAL MEASUREMENTS DURING AND ON COMPLETION OF IRRADIATION TESTING

NO.	CHARACTERISTICS	ARACTERISTICS SYMBOL SPEC. AND/OR LEST LIMIT		CHANGE	ABSOLUTE			
			TEST METHOD	CONDITIONS	(Δ)	MIN	МАХ	UNIT
4 to 7	Quiescent Current	l _{DD}	As per Table 2	As per Table 2	: •	-	40	μA
108	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.6	- 0.4	- 1.5	V
109	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	± 0.6	0.4	1.4	



ىت. موج No. 9401/035

APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR TEXAS INSTRUMENTS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS	****
Para. 4.2.3	Para. 9.9.2, "Electrical Measurements at High and Low Temperatures": Only a test result summary, based on go-no-go- tests and presented in histogram form is required.	~~~~



ىت مرج No. 9401/035

~ .

APPENDIX 'B'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Para. 4.2.3	Para. 7.1.1(b): Power Burn-in test is performed using STMicroelectronics Specification Ref.: 0019255. Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life During Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life During Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.