

Page i

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS RIPPLE-CARRY BINARY

COUNTER/DIVIDER,

BASED ON TYPE 4040B

ESCC Detail Specification No. 9204/026

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



european space agency agence spatiale européenne

Pages 1 to 45

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS RIPPLE-CARRY BINARY

COUNTER/DIVIDER,

BASED ON TYPE 4040B

ESA/SCC Detail Specification No. 9204/026

SEE

space components coordination group

		Appro	ed by	
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy	
Issue 3	April 2001	Sa moth	Am	



ISSUE 3

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.

	see	ESA/SCC Detail Specification No. 9204/026		PAGE ISSUE	3 3
		TABLE OF CONTENTS		<u> </u>	
1.	GENERAL			<u>F</u>	^p age 5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4	Parameter Derating Information				5
1.5	Physical Dimensions				5
1.6	Pin Assignment				5
1.7	Truth Table				5
1.8	Circuit Schematic				5
1.9	Functional Diagram				5
1.10	Handling Precautions	_			5
1.11	Input Protection Netwo	rk			5
2.	APPLICABLE DOCUM	IENTS			17
3.	TERMS, DEFINITION	S, ABBREVIATIONS, SYMBOLS AND U	INITS		17
4.	REQUIREMENTS				17
4.1	General				17
4.2	Deviations from Generi	c Specification			17
4.2.1	Deviations from Specia				17
4.2.2	Deviations from Final F				17
4.2.3	Deviations from Burn-ir				17
4.2.4	Deviations from Qualifi	cation Tests			17
4.2.5	Deviations from Lot Ac	ceptance Tests			18
4.3	Mechanical Requireme	nts			18
4.3.1	Dimension Check				18
4.3.2	Weight				18
4.4	Materials and Finishes				18
4.4.1	Case				18
4.4.2	Lead Material and Finis	sh			18
4.5	Marking				18
4.5.1	General				18
4.5.2	Lead Identification				18
4.5.3	The SCC Component				19
4.5.4	Traceability Information				19
4.6	Electrical Measuremen				19
4.6.1		ts at Room Temperature			19
4.6.2		ts at High and Low Temperatures			19
4.6.3	Circuits for Electrical N Burn-in Tests	ieasurements			19 10
4.7 4.7.1	Parameter Drift Values				19 10
4.7.1 4.7.2	Conditions for H.T.R.B				19 10
4.7.2	Electrical Circuits for H				19 10
4.7.3 4.8	Electrical Circuits for F Environmental and End				19 42
					43
4.8.1		ts on Completion of Environmental Tests	a Taata		43
4.8.2		ts at Intermediate Points during Enduranc	e lests		43
4.8.3	⊏iecuical Measuremen	ts on Completion of Endurance Tests			43

43

43

43

- 4.8.4
- 4.8.5
- Electrical Measurements on Completion of Endurance Tests Conditions for Operating Life Test Electrical Circuits for Operating Life Tests Conditions for High Temperature Storage Test 4.8.6

ESA/SCC Detail Specification No. 9204/026
--

TABLES

Page

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	20
	Electrical Measurements at Room Temperature, a.c. Parameters	23
3(a)	Electrical Measurements at High Temperature	25
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	38
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	39
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	39
5(c)	Conditions for Burn-in Dynamic	40
6	Electrical Measurements on Completion of Environmental Tests and	44

at Intermediate Points and on Completion of EnduranceTesting

FIGURES

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	13
3(b)	Truth Table	14
3(c)	Circuit Schematic	15
3(d)	Functional Diagram	15
3(e)	Input Protection Network	16
4	Circuits for Electrical Measurements	31
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	41
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	41
5(c)	Electrical Circuit for Burn-in Dynamic	42
APPE	NDICES (Applicable to specific Manufacturers only)	
'A'	Agreed Deviations for STMicroelectronics (F)	45



1. <u>GENERAL</u>

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Ripple-Carry Binary Counter/Divider, having fully buffered outputs, based on Type 4040B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 TRUTH TABLE

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 <u>FUNCTIONAL DIAGRAM</u> As per Figure 3(d).
- 1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	D.I.L.	2(d)	G2
09	D.I.L.	2(d)	G4
10	SO CERAMIC	2(e)	G2
11	SO CERAMIC	2(e)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V _{DD}	-0.5 to + 18	V	Note 1
2	Input Voltage	V _{IN}	-0.5 to V _{DD} + 0.5	V	Note 2 Power on
3	D.C. Input Current	± l _{IN}	10	mA	-
4	D.C. Output Current	± I _O	10	mA	Note 3
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P _{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T _{op}	-55 to + 125	°C	-
8	Storage Temperature Range	T _{stg}	-65 to + 150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T _{sol}	+ 300 + 245	°C	Note 5 Note 6

NOTES

- 1. Device is functional from + 3V to + 15V with reference to V_{SS}.
- 2. V_{DD} + 0.5V should not exceed + 18V.
- 3. The maximum output current of any single output.
- 4. The maximum power dissipation of any single output.
- 5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



FIGURE 2 - PHYSICAL DIMENSIONS



extadol	MILLIMETRES		NOTES
SYMBOL	MIN	MAX	NOTES
A	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
E	8.76	9.01	
F	1.27	TYPICAL	4
G	0.38	0.48	3
н	6.0	-	3
L	18.75	22.0	
м	0.33	0.43	
N	4.31	TYPICAL	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STWIDOL	MIN	MAX	NOTES
A	2.10	2.54	
a ₁	3.0	3.7	
a ₂	0.63	1.14	2
В	1.82	2.23	
b	0.40	0.50	3
b ₁	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
е	2.41	2.67	4
e ₁	17.65	17.90	
e ₂	7.62	8.12	
F	7.11	7.62	
	-	3.70	
к	10.90	12.10	
e	1.27	Typical	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)





FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - DUAL-IN-LINE PACKAGE, 16-PIN



SYMBOL	MILLIM	ETRES	NOTES
STIVIBOL	MIN	MAX	NOTES
A	2.10	2.71	
a1	3.00	3.70	
a2	0.63	1.14	2
В	1.82	2.39	
b	0.40	0.50	3
b1	0.20	0.30	3
D	20.06	20.58	
E	7.36	7.87	
е	2.54 T	YPICAL	4
e1	17.65	17.90	
e2	7.62	8.12	
F	7.29	7.70	
1	- 1	3.83	
к	10.90	12.10	
l	1.14	1.50	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(e) - SMALL OUTLINE CERAMIC PACKAGE, 16-PIN



SYMBOL	MILLIMETRES		NOTES
STIVIDUL	MIN.	MAX.	NOTES
Α	6.75	7.06	
В	9.76	10.14	
С	1.49	1.95	
D	0.102	0.152	3
Е	8.76	9.01	
F	1.27 TYPICAL		4
G	0.38	0.48	3
Н	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TY	PICAL	



FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(e) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. 16 pin packages : 14 spaces 20 terminal packages : 12 spaces
- 5. Index corner only.
- 6. Three non-index corners.
- 7. For all pins, either pin shape may be supplied.



PAGE 13

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES





(TOP VIEW)

(TOP VIEW)

FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
CHIP CARRIER PIN OUTS	1	2	4	5	6	7	9	10	11	12	14	15	16	17	19	20



FIGURE 3(b) - TRUTH TABLE

INPL (NOT							OUTF	PUTS					
φ	RESET	Q1	Q2	Q3	Q4	Q5	Q6	Q7	Q8	Q9	Q10	Q11	Q12
X1	L	н	L	L	L	L	Ļ	L	L	L	L	L	L
X2	L	L	н	L	L	L	L	L	L	L	L	L	L
ХЗ	L	н	н	L	L	L	L	L	L	L	L	L	L
X4	L	L	L	Н	L	L	L	L	L	L	L	L	L
X5	L	н	L	н	L	L	L	L	L	L	L	L	L
etc.													
DC	Н	L	L	L	L	L	L	L	L	L	L	L	L

NOTES

State of counter advances one count on all negative transitions of each input pulse.
 Logic Level Definitions: L=Low Level, H=High Level, DC=Don't Care.



ISSUE 3

FIGURE 3(c) - CIRCUIT SCHEMATIC



FIGURE 3(d) - FUNCTIONAL DIAGRAM





FIGURE 3(e) - INPUT PROTECTION NETWORK





2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage.

P_{DSO} - Single Output Power Dissipation.

CKT - Circuit.

4. **REQUIREMENTS**

4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalant to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 Deviations from Burn-in Tests (Chart III)
 - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at + 125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification Tests (Chart IV)

None.



4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.5 grammes for the dual-in-line package, 0.6 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 <u>MARKING</u>

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

		<u>920402601</u> Ę
Datail Spacification Number		
Detail Specification Number	8	
Type Variant, as applicable		
Testing Level (B or C, as appropriate)		

4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at $T_{amb} = +125(+0.5)$ °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at $+22\pm3$ °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	31MBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	_	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc, V_{SS} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 8	Quiescent Current	IDD	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
9 to 10	Input Current Low Level	ΙL	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ Remaining Input: $V_{IN} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11) (Pins C 12-14)	-	-50	nA
11 to 12	Input Current High Level	lιH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ Remaining Input: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11) (Pins C 12-14)	-	50	nA
13 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	$V_{IN} \text{ (All Inputs)} = 15Vdc \\ V_{OUT} = Open \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) \\ (Pins C 1-2-4-5-6-7-9-11-15-16-17-19) \\ \end{array}$	-	0.05	V
25 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN} \text{ (Reset)} = 0 \text{Vdc}$ Clock = Pulse Generator $V_{OUT} = \text{Open}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	14.95	-	V

NOTES: See Page 24.



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
37 to 48	Output Drive Current N-Channel	I _{OL1}	-	4(g)	$V_{IN} \text{ (All inputs)} = 5Vdc \\ V_{OUT} = 0.4Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note 4 \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-15-16-17-19)}$	0.51		mA
49 to 60	Output Drive Current N-Channel	1 _{0L2}	-	4(g)	$V_{IN} \text{ (All inputs)} = 15Vdc \\ V_{OUT} = 1.5Vdc \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ Note 4 \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-15-16-17-19)}$	3.4	-	mA
61 to 72	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-0.51	-	mA
73 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} \text{ (Reset)} = 0Vdc$ $Clock = Pulse \text{ Generator}$ $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16-17-19)	-3.4	-	mA
85	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1}	-	4(a)	$V_{IL} = 1.5Vdc \\ V_{IH} = 3.5Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note 5 \\ (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) \\ (Pins C 1-2-4-5-6-7-9-11-15-16-17-19) \\ \end{cases}$	4.5	0.5	v



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NU.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
86	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-	1.5	-
87	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset Input at Ground Other Input: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.0	V
88	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset Input at Ground Other Input: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.0	V
89 to 90	Input Clamp Voltage (to V _{SS})	V _{IC1}	-	4(k)	I_{IN} (Under Test) = -100µA V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 10-11) (Pins C 12-14)	-	-2.0	V
91 to 92	Input Clamp Voltage (to V _{DD})	V _{IC2}	-	4(l)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30k Ω (Pins D/F 10-11) (Pins C 12-14)	3.0	-	V



ISSUE 3

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNT
93 to 94	Input Capacitance	C _{IN}	3012	4(m)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0Vdc$ Note 6 (Pins D/F 10-11) (Pins C 12-14)	-	7.5	pF
95	Propagation Delay Low to High, Clock Input to Output Q1	ΦLΗ	3003	4(n)	$\begin{array}{l} Clock = Pulse \ Generator \\ V_{IN} \ (Reset) = 0Vdc \\ V_{DD} = 5Vdc, \ V_{SS} = 0Vdc \\ Note \ 7 \\ \underline{Pins \ D/F} \\ 10 \ to \ 9 \\ 12 \ to \ 11 \end{array}$	-	310	ns
96	Propagation Delay High to Low, Clock Input to Output Q1	tphl	3003	4(n)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	-	310	ns
97	Transition Time Low to High	tт∟н	3004	4(n)	Clock = Pulse Generator V_{IN} (Reset) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pin D/F 9) (Pin C 11)	-	150	ns
98	Transition Time High to Low	t _{THL}	3004	4(n)	Clock = Pulse Generator V_{IN} (Reset) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 7 (Pins D/F 9) (Pins C 11)	-	150	ns
99	Maximum Clock Frequency	f _(CL)	-	-	Clock = Pulse Generator V_{IN} (Reset) = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Notes 7 and 8 (Pin D/F 10) (Pin C 12)	3.5	-	MHz



TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

NOTES

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
 - $V_{OH} \ge V_{DD} 0.5 V dc$ $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- 5. This is performed as a Functional Test in which extreme V_{IN} conditions are applied and output voltage is measured.
- 6. Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input under test and V_{SS} , only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 7. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).
- 8. A pulse, having the following conditions, shall be applied to the clock input: $V_p = 0$ Vdc to V_{DD} Vdc. Maximum clock frequency $f_{(CL)}$ requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the "Limits" column.



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD} = 3Vdc, V_{SS} = 0Vdc$ Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 8	Quiescent Current	I _{DD}	3005	4(b)	$V_{IL} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 16) (Pin C 20)	-	30	μА
9 to 10	Input Current Low Level	Ι _Ι	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ Remaining Input: $V_{IN} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11) (Pins C 12-14)	-	-100	nA
11 to 12	Input Current High Level	μH	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ Remaining Input: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11) (Pins C 12-14)	-	100	nA
13 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	$V_{IN} \text{ (All Inputs)} = 15Vdc \\ V_{OUT} = Open \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) \\ (Pins C 1-2-4-5-6-7-9-11-15-16-17-19) \\ \end{array}$	-	0.05	V
25 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	14.95	-	V



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

		EXMPOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	SYMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
37 to 48	Output Drive Current N-Channel	IOL1	-	4(g)	$V_{IN} \text{ (All Inputs)} = 5Vdc \\ V_{OUT} = 0.4Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note 4 \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-15-16-17-19)}$	0.36	-	mA
49 to 60	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} \text{ (All Inputs)} = 15 \text{Vdc} \\ V_{OUT} = 1.5 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 4} \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-15-16-17-19)} \\ \end{array}$	2.4	1	mA
61 to 72	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-0.36	-	mA
73 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-2.4	-	mA
85	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High	V _{IL1} V _{IH1}	-	4(a)	V _{IL} = 1.5Vdc V _{IH} = 3.5Vdc V _{DD} = 5Vdc, V _{SS} = 0Vdc Note 5 (Pins D/F 1-2-3-4-5-6-7-9-	4.5	0.5	v
	Level (Noise Immunity) (Functional Test)				12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)			

NOTES: See Page 24.



ISSUE 3

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
86	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5	13.5	-	V
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-	1.5	
87	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset Input at Ground Other Input: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.3	-3.5	V
88	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset Input at Ground Other Input: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.3	3.5	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	TS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
1	Functional Test	•	-	4(a)	Verify Truth Table without Load. V _{DD} = 3Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	1	-	4(a)	Verify Truth Table without Load. V _{DD} = 15Vdc, V _{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 8	Quiescent Current	I _{DD}	3005	4(b)	V _{IL} = 0Vdc, V _{IH} = 15Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 3 (Pin D/F 16) (Pin C 20)	-	1.0	μА
9 to 10	Input Current Low Level	ιL	3009	4(c)	$V_{IN} \text{ (Under Test)} = 0 \text{Vdc}$ Remaining Input: $V_{IN} = 15 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11) (Pins C 12-14)	-	-50	nA
11 to 12	Input Current High Level	հո	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc}$ Remaining Input: $V_{IN} = 0 \text{Vdc}$ $V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc}$ (Pins D/F 10-11) (Pins C 12-14)	-	50	nA
13 to 24	Output Voltage Low Level	V _{OL}	3007	4(e)	$V_{IN} \text{ (All Inputs)} = 15Vdc \\ V_{OUT} = Open \\ V_{DD} = 15Vdc, V_{SS} = 0Vdc \\ (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) \\ (Pins C 1-2-4-5-6-7-9-11-15-16-17-19) \\ \end{array}$	-	0.05	V
25 to 36	Output Voltage High Level	V _{OH}	3006	4(f)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = Open$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	14.95	-	V



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
37 to 48	Output Drive Current N-Channel	IOL1	-	4(g)	$V_{IN} \text{ (All Inputs)} = 5Vdc \\ V_{OUT} = 0.4Vdc \\ V_{DD} = 5Vdc, V_{SS} = 0Vdc \\ Note 4 \\ (Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15) \\ (Pins C 1-2-4-5-6-7-9-11-15-16-17-19) \\ \end{cases}$	0.64	-	mA
49 to 60	Output Drive Current N-Channel	I _{OL2}	-	4(g)	$V_{IN} \text{ (All Inputs)} = 15 \text{Vdc} \\ V_{OUT} = 1.5 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{Note 4} \\ \text{(Pins D/F 1-2-3-4-5-6-7-9-12-13-14-15)} \\ \text{(Pins C 1-2-4-5-6-7-9-11-15-16-17-19)} \\ \end{array}$	4.2		mA
61 to 72	Output Drive Current P-Channel	I _{OH1}	-	4(h)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 4.6Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-0.64	-	mA
73 to 84	Output Drive Current P-Channel	I _{OH2}	-	4(h)	$V_{IN} (Reset) = 0Vdc$ Clock = Pulse Generator $V_{OUT} = 13.5Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-4.2	-	mA
85	Input Voltage Low Level (Noise Immunity) (Functional Test) Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IL1} V _{IH1}	-	4(a)	$V_{IL} = 1.5Vdc$ $V_{IH} = 3.5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 5 (Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	4.5	- 0.5	v



TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
NO.	CHARACTERISTICS	STMBUL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
86	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL2}	-	4(a)	V _{IL} = 4Vdc V _{IH} = 11Vdc V _{DD} = 15Vdc, V _{SS} = 0Vdc Note 5	13.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH2}			(Pins D/F 1-2-3-4-5-6-7-9- 12-13-14-15) (Pins C 1-2-4-5-6-7-9-11- 15-16-17-19)	-	1.5	
87	Threshold Voltage N-Channel	V _{THN}	-	4(i)	Reset Input at Ground Other Input: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$, $I_{SS} = -10\mu A$ (Pin D/F 8) (Pin C 10)	-0.7	-3.5	V
88	Threshold Voltage P-Channel	V _{THP}	-	4(j)	Reset Input at Ground Other Input: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$, $I_{DD} = 10\mu A$ (Pin D/F 16) (Pin C 20)	0.7	3.5	V



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

NO. 1 2 3 4 5 6 7 9 10 11 12 13 14 15 (PIN 10) 8 1 0	PATTERN						PIN	NU	MBE	RS						NO. OF CLOCK	D.0	C. S	UPPLY
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			2	3	4	5	6	7	g	10	11	12	13	14	15	PULSES APPLIED		`	10
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					_														16
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$																		J	V _{DD}
4 0 0 0 0 1 1 1 1 0 1																			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$																			
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$																			
7 0 1 1 1 1 0 0 0 0 0 32 8 0 1 1 1 1 1 0 0 0 0 0 0 64 9 0 1 1 1 1 1 0 0 0 0 0 1 128 10 0 1 1 1 1 1 0 0 1 1 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 0 1 <t< td=""><td></td><td></td><td>-</td><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			-			-													
8 0 1 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 1 0 0 1 0 0 1 1 1 1 1 1 1 0 0 1		-	-					-											
9 0 1 1 1 1 1 1 0 0 1 0 0 1 1 0 0 1 0 0 1 1 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1		-	-			-	-												
10 0 1 1 1 1 1 1 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1							-												
11 0 1 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1		_		-		-	•												
12 0 1 1 1 1 1 1 0 0 0 1 1 0 255 13 0 1 1 1 1 1 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 255 16 0 1 1 1 1 1 0 0 0 1 1 0 255 16 0 1 1 1 1 1 0 0 0 1 1 1 1 255 17 0 1 <td></td> <td>-</td> <td></td> <td></td> <td>-</td> <td></td>		-			-														
13 0 1 1 1 0 1 0 0 1 1 1 0 255 14 0 1 1 1 1 1 0 0 1 1 1 0 2 15 0 1 1 1 1 1 0 0 0 1 0 1 255 16 0 1 1 1 1 0 0 0 1 1 1 255 17 0 1 1 1 1 0 0 0 1 1 1 255 18 0 1 1 1 1 1 0 0 0 1 1 1 4 20 1 1 1 1 1 1 0 0 0 0 1 1 0 255 21 1 1 1 1 1 0 0 0 1 1 0 255					-														
14 0 1 1 1 1 1 0 0 1 1 1 0 2 15 0 1 1 1 1 1 0 0 0 1 0 1 255 16 0 1 1 1 1 0 0 0 0 1 1 255 17 0 1 1 1 1 0 0 0 0 1 1 1 255 18 0 1	4																		
15 0 1 1 1 1 1 1 1 0 0 0 1 0 1 255 16 0 1 1 1 1 0 0 0 0 1 1 0 1 1 255 17 0 1 1 1 1 0 0 0 0 1 1 1 255 18 0 1 1 1 1 1 0 0 1 0 0 0 0 1					-		-								1				
16 0 1 1 1 1 1 0 1 1 0 1 1 0 1 1 0 1	l	0	1	1	1	1	1	1	0	0	0	0	1	0					
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		0	1	1	1	1	1	0			0		1	0	1			l	
18 0 1 1 1 0 0 1		0	1		1	1		-					1		1				
20 1 1 1 1 1 1 1 0 0 0 0 1 0 0 255 21 1 1 1 1 1 1 0 0 0 1 1 0 255 22 1 1 1 1 1 0 1 1 0 0 255 23 1 1 1 1 0 1 0 0 1 1 0 255 24 1 1 1 1 0 0 1 0 0 1 1 0 255 25 1 1 1 1 0 0 0 0 1 1 1 255 26 1		0	1	1	1	1	0		1			1	1	1	1				
21 1 1 1 1 1 0 0 0 1 1 0 0 255 22 1 1 1 1 1 0 0 0 0 1 1 0 255 23 1 1 1 1 0 1 1 0 0 1 1 0 255 24 1 1 1 1 0 0 1 0 0 1 0 1 255 25 1 1 1 1 0 0 1 0 0 1 1 1 255 26 1		0	1	1	1	1		1	1		0	1	1	1	1				
22 1 1 1 1 1 0 0 0 0 1 1 0 255 23 1 1 1 1 1 0 1 1 1 0 255 24 1 1 1 1 1 0 0 1 0 1 255 25 1 1 1 1 0 0 0 1 1 0 1 255 26 1 1 1 1 0 0 0 0 1 1 1 255 27 1		1	1	1	1	1	1	1	0	0	0	0	1	0	0	255			
23 1 1 1 1 0 1 1 1 0 255 24 1 1 1 1 0 1 0 0 0 1 0 1 255 25 1 1 1 1 0 0 0 0 1 1 0 1 255 26 1 1 1 1 0 0 1 1 1 1 255 27 1 <td>21</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>255</td> <td></td> <td></td> <td></td>	21	1	1	1	1	1	1	0	1	0	0	1	1	0	0	255			
24 1 1 1 1 0 1 0 0 0 1 0 1 25 25 1 1 1 1 0 0 1 0 1 1 1 255 26 1 1 1 1 0 0 0 0 1 1 1 255 27 1	22	1	1	1	1	1	1	0	0	0	0	0	1	1	0	255			
25 1 1 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 1 1 1 255 26 1 1 1 1 0 0 0 0 1 1 1 1 255 27 1 <t< td=""><td>23</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>255</td><td></td><td></td><td></td></t<>	23	1	1	1	1	1	0	1	1	0	0	1	1	1	0	255			
26 1 1 1 1 0 0 0 0 0 1 1 1 255 27 1 </td <td>24</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>255</td> <td></td> <td></td> <td></td>	24	1	1	1	1	1	0	1	0	0	0	0	1	0	1	255			
27 1	25	1	1	1	1	1	0	0	1	0	0	1	1	0	1	255	Į		
28 1	26	1	1	1	1	1	0	0	0	0	0	0	1	1	1	255			
29 1	27	1	1	1	1	0	1	1	1	0	0	1	1	1	1	255		ł	
30 1 0	28	1	1	1	1	1	1	1	1	0	0	1	1	1	1	8			
31 0		1	1	1	1	1	1	1	1	0	0	1	1	1	1	0		l I	
32 0	30	1	1	1	1	1	1	1	1	1	0	1	1	1	1	0			
33 1 1 1 1 0 0 0 0 1 1 1 1 4080 34 1 1 1 1 0 0 0 0 1 1 1 1 0 35 1 1 1 1 0 0 0 0 1 1 1 1 0 36 1 1 1 0 0 0 0 0 1 1 1 0 37 1 1 1 0 0 0 0 0 1 1 1 0 38 1 1 1 0 0 0 0 1 1 1 0 39 1 1 1 0 0 0 0 1 1 1 0 41 1 1 1 0 0 0 0 1 1 1 0 42 1 1 1 0 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td></td><td></td><td></td></t<>																0			
34 1 1 1 1 0 0 0 0 1		1		0															
35 1 1 1 1 0 0 0 0 1 1 1 1 0 36 1 1 1 1 0 0 0 0 1 1 1 1 0 37 1 1 1 1 0 0 0 0 1 1 1 1 0 38 1 1 1 0 0 0 0 1 1 1 1 0 39 1 1 1 0 0 0 0 1 1 1 1 0 40 1 1 1 0 0 0 0 1 1 1 0 41 1 1 1 0 0 0 0 1 1 1 0 42 1 1 1 0 0 0 0 1 1 1 1 0			1															1	
36 1 1 1 1 0 0 0 0 1 1 1 1 0 37 1 1 1 1 0 0 0 0 1 1 1 1 0 38 1 1 1 1 0 0 0 0 1 1 1 1 0 39 1 1 1 1 0 0 0 0 1 1 1 0 40 1 1 1 0 0 0 0 1 1 1 0 41 1 1 1 0 0 0 0 1 1 1 0 42 1 1 1 0 0 0 0 1 1 1 0			1															{	
37 1 1 1 1 0 0 0 0 1 1 1 1 0 38 1 1 1 1 0 0 0 0 1 1 1 1 0 39 1 1 1 1 0 0 0 0 1 1 1 0 40 1 1 1 0 0 0 0 1 1 1 0 41 1 1 1 0 0 0 0 1 1 1 0 42 1 1 1 0 0 0 0 1 1 1 0																			
38 1 1 1 1 0 0 0 0 1 1 1 1 0 39 1 1 1 1 0 0 0 0 1 1 1 1 0 40 1 1 1 0 0 0 0 1 1 1 1 0 41 1 1 1 0 0 0 0 1 1 1 0 42 1 1 1 0 0 0 0 1 1 1 1 0																	1	1	
39 1 1 1 1 0 0 0 0 1 1 1 1 0 40 1 1 1 0 0 0 0 1 1 1 1 0 41 1 1 1 0 0 0 0 1 1 1 0 42 1 1 1 0 0 0 0 1 1 1 0																			
40 1 1 1 0 0 0 0 1 1 1 1 0 41 1 1 1 0 0 0 0 1 1 1 1 0 42 1 1 1 0 0 0 0 1 1 1 0																			
41 1 1 1 0 0 0 0 1 1 1 1 0 42 1 1 1 0 0 0 0 1 1 1 1 0																l	l	1	ļ
42 1 1 1 1 0 0 0 0 0 1 1 1 1 0																			
		1															I		
																	1		
	43	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0	ł	1	
																		Ţ	Ţ
45 <u>1 1 1 1 0 0 0 0 0 1 1 1 1</u> 0 ¥	45	<u> </u>	_1	1	1	0	0	0	U	0	0	1	1	٦	1	<u> </u>	<u> </u>	V	<u> </u>



ISSUE 3

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(a) - FUNCTIONAL TEST TABLE (CONTINUED)

PATTERN	Γ				·	PIN	_								NO. OF CLOCK	D.	C. S	SUPPLY
NO.	1	2	3	4	5	6	7	9	10	11	12	13	14	15	PULSES APPLIED (PIN 10)		8	16
46	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0		0	V _{DD}
47	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0			
48	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0			
49	1	1	1	1	1	1	1	1	0	0	1	1	1	1	15			
50	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0			
51	1	1	1	1	0	0	0	0	0	0	1	1	1	1	4080			
52	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0			
53	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0			
54	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0			
55	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0			
56		1	1	1	0	0	0	0	0	0	1	1	1	1	0			
57	1	1	1	1	0	0	0	0	0	0	1	1	1	1	0	l	l	l
58		1	1	1	0	0	0	0	0	0	1	1	1	1	0		1	
59		1	1	1	0	0	0	0	0	0	1	1	1	1	0		1	
60		1	1	1	0	0	0	0	0	0	1	1	1	1	0	1	1	
61		1	1	1	0	0	0	0	0	0	1	1	1	1	0			
62		1	1	1	0	0	0	0	0	0	1	1	1	1	0			
63		1	1	1	0	0	0	0	0	0	1	1	1	1	0			
64 65		1	1	1	0 0	0 0	0	0 0	0 0	0 0	1 1	1 1	1 1	1 1	0 0		Ì	
66		1	1	1 1	0	0	0 0	0	0	0	1	1	1	1	0			
67		1	1	1	1	1	1	0	0	0	1	1	1	1	14	1		
68	1	1	1	1	1	1	1	0	1	0	1	1	1	1	0			
69	0	0	0	0	0	0	0	Ő	1	1	0	0	0	0	0			
70	lŏ	Ő	1	1	0	1	0	1	0	0	1	õ	0	1	1365			
71	Ō	0	1	1	0	1	0	1	0	0	1	0	0	1	0	[
72	lŏ	Ő	1	1	Ő	1	Ö	1	0	0	1	Ő	Ő	1	0			
73	Ő	0	1	1	0	1	0	1	0	Ő	1	0	0	1	0			
74	Ō	0	1	1	0	1	Ő	1	0	0	1	0	0	1	0			
75	Ō	0	1	1	0	1	0	1	0	0	1	0	0	1	90			
76	Ō	0	0	0	0	0	0	0	0	1	0	0	0	0	0	ł		
77	Ō	1	0	0	1	0	1	0	0	0	0	1	1	0	682	ſ	{	
78	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	1	1	
79	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	l		ļ
80	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	1		
81	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	l		
82	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	1		
83	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	1		
84	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	1		
85	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	1		
86	0	1	0	0	1	0	1	0	0	0	0	1	1	0	0	1		
87	1	1	0	0	1	0	1	0	0	0	0	1	1	0	2048	1		
88	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	¥	¥

NOTES 1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) -	QUIESCENT	CURRENT	TEST 1	ABLE

PATTERN NO.	INP	UTS	OUTF	PUTS	D.C. SUPPLY		
	10	11	9	7	8	16	
1	0	1	0	0	V _{SS}	V _{DD}	
2	0	0	0	0			
3	1	0	0	0	1		
4	0	0	1	0			
5	1	0	1	0			
6	0	0	0	1			

NOTES

1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix. 2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.



FIGURE 4(c) - LOW LEVEL INPUT CURRENT

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT





NOTES

1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

1. Each input to be tested separately.

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES

1. Each output to be tested separately.

NOTES

NOTES

- 1. Each output to be tested separately.
- 2. Apply pulses 0 to V_{DD} Vdc to input until required output is obtained.



FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT





NOTES

1. Each output to be tested separately.

NOTES

- 1. Each output to be tested separately.
- 2. Applut pulses 0 to V_{DD} Vdc to input until required output is obtained.

FIGURE 4(i) - THRESHOLD VOLTAGE N-CHANNEL

FIGURE 4(j) - THRESHOLD VOLTAGE P-CHANNEL







NOTES

1. Each input to be tested separately.

1. Each input to be tested separately.

FIGURE 4(m) - INPUT CAPACITANCE



NOTES

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz.



FIGURE 4(n) - PROPAGATION DELAY AND TRANSITION TIME



NOTES

1. Pulse Generator - $V_P = 0$ to V_{DD} , t_r and $t_f \le 15$ ns, f = 500kHz.



ISSUE 3

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 8	Quiescent Current	IDD	As per Table 2	As per Table 2	± 150	nA
37 to 48	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	±15 (1)	%
61 to 72	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	±15 (1)	%
87	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	V
88	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-12- 13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16- 17-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 10-11) (Pins C 11-12)	V _{IN}	V _{DD}	Vdc
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-12- 13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16- 17-19)	V _{OUT}	Open	-
3	Inputs - (Pins D/F 10-11) (Pins C 11-12)	V _{IN}	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

NOTES

1. Input Load = Protection Resistor = $2k\Omega$ minimum to $47k\Omega$ maximum.



TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T _{amb}	+ 125 (+ 0-5)	°C
2	Outputs - (Pins D/F 1-2-3-4-5-6-7-9-12- 13-14-15) (Pins C 1-2-4-5-6-7-9-11-15-16- 17-19)	Vout	V _{DD/2}	Vdc
3	Input - (Pin D/F 10) (Pin C 12)	V _{IN}	V _{GEN1}	Vac
4	Input - (Pin D/F 11) (Pin C 14)	V _{IN}	V _{GEN2}	Vac
5	Pulse Voltage	V _{GEN1} V _{GEN2}	0 to V _{DD}	Vac
6	Pulse Frequency Square Wave V _{GEN1}	f1	≥50k 50% duty cycle	Hz
7	Pulse Frequency Square Wave V _{GEN2}	f2	$\geq \frac{f1}{12}$ 50% duty cycle	Hz
8	Positive Supply Voltage (Pin D/F 16) (Pin C 20)	V _{DD}	15	Vdc
9	Negative Supply Voltage (Pin D/F 8) (Pin C 10)	V _{SS}	Ground	Vdc

<u>NOTES</u> 1. Input Load = Output Load = $2k\Omega$ minimum to $47k\Omega$ maximum.



FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



<u>NOTES</u> 1. Pin numbers in parenthesis are for the chip carrier package.



FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.



4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22\pm3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3 \text{ °C}$.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 <u>Electrical Circuits for Operating Life Tests</u>

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		0/400	SPEC. AND/OR		CHANGE			
NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST CONDITIONS	LIMITS (Δ)	MIN	MAX	UNIT
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 8	Quiescent Current	I _{DD}	As per Table 2	As per Table 2	± 150	-	-	nA
9 to 10	Input Current Low Level	ΙL	As per Table 2	As per Table 2	-	-	-50	nA
11 to 12	Input Current High Level	'nн	As per Table 2	As per Table 2	-	-	50	nA
13 to 24	Output Voltage Low Level	V _{OL}	As per Table 2	As per Table 2	-	-	0.05	V
25 to 36	Output Voltage High Level	V _{OH}	As per Table 2	As per Table 2	-	14.95	-	V
37 to 48	Output Drive Current N-Channel	I _{OL1}	As per Table 2	As per Table 2	± 15 (1)	-	-	%
49 to 60	Output Drive Current N-Channel	IOL2	As per Table 2	As per Table 2	± 15 (1)	-	-	%
61 to 72	Output Drive Current P-Channel	I _{OH1}	As per Table 2	As per Table 2	± 15 (1)	**	-	%
73 to 84	Output Drive Current P-Channel	Юн2	As per Table 2	As per Table 2	±15 (1)	-	-	%
85	Input Voltage Low Level (Noise Immunity) (Functional Test)	V _{IL1}	As per Table 2	As per Table 2	-	4.5	-	v
	Input Voltage High Level (Noise Immunity) (Functional Test)	V _{IH1}			-	-	0.5	
87	Threshold Voltage N-Channel	V _{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
88	Threshold Voltage P-Channel	V _{THP}	As per Table 2	As per Table 2	±0.3	-	-	v

NOTES

1. Percentage of limit value if voltage is the measurement function.



APPENDIX 'A'

Page 1 of 1

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
	Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.