

Page i

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# CMOS QUAD 2-INPUT EXCLUSIVE OR GATES,

# **BASED ON TYPE 4030B**

# ESCC Detail Specification No. 9201/047

ISSUE 1 October 2002



Document Custodian: European Space Agency - see https://escies.org



#### LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2002. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Ageny and provided that it is not used for a commercial purpose, may be:

- copied in whole in any medium without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



# european space agency agence spatiale européenne

Pages 1 to 46

# INTEGRATED CIRCUITS, SILICON MONOLITHIC,

# **CMOS QUAD 2-INPUT EXCLUSIVE OR GATES,**

# **BASED ON TYPE 4030B**

# ESA/SCC Detail Specification No. 9201/047

# space components coordination group

		Appro	ved by
Issue/Rev.	Date	SCCG Chairman	ESA Director General or his Deputy
Issue 3	July 2001	71. 2000	Am



# **DOCUMENTATION CHANGE NOTICE**

Rev. Letter	Rev. Date	CHANGE Reference Item	Approved DCR No.
		This Issue supersedes Issue 2 and incorporates all modifications defined in Revisions 'A', 'B' and 'C' to Issue 2 and the changes agreed in the following DCRs:-	
		Cover page DCNPara. 1.3: New sentence addedTable 1(b): No. 8, Maximum temperature amendedPara. 4.8.6: Last sentence deleted, new text addedAppendix 'A': Appendix added	None None 221602 221602 221602 221602
			-

				PAGE	3
		ESA/SCC Detail Specification		ISSUE	3
		No. 9201/047			0
		TABLE OF CONTENTS			
1.	GENERAL				Page 5
1.1	Scope				5
1.2	Component Type Varia	nts			5
1.3	Maximum Ratings				5
1.4 1.5	Parameter Derating Info	prmation			5
1.5	Physical Dimensions Pin Assignment	,			5
1.7	Truth Table				5
1.8	Circuit Schematic				5 5
1.9	Functional Diagram				5
1.10	Handling Precautions			5	
1.11	Input Protection Networ			5	
2.	APPLICABLE DOCUM	IENTS			15
3.	TERMS, DEFINITIONS	S, ABBREVIATIONS, SYMBOLS AND U	NITS		15
4.	REQUIREMENTS				15
4.1	General				
4.2	Deviations from Generi				15
4.2.1	Deviations from Specia				15
4.2.2 4.2.3	Deviations from Final P				15
4.2.3 4.2.4	Deviations from Burn-in				15
4.2.4	Deviations from Qualific Deviations from Lot Acc				15
4.3	Mechanical Requirement				16
4.3.1	Dimension Check	113			16 16
4.3.2	Weight				16
4.4	Materials and Finishes				16
4.4.1	Case				16
4.4.2	Lead Material and Finis	h			16
4.5	Marking				16
4.5.1	General				16
4.5.2	Lead Identification				16

- 4.5.2 Lead Identification
- 4.5.3 The SCC Component Number 4.5.4 **Traceability Information** 4.6 **Electrical Measurements** 4.6.1 **Electrical Measurements at Room Temperature** 4.6.2 Electrical Measurements at High and Low Temperatures **Circuits for Electrical Measurements** 4.6.3 4.7 **Burn-in Tests** 4.7.1 Parameter Drift Values

17

17

17

17

17

17

17

17

17

17

44

44

44

44

44

44

44

- 4.7.2 Conditions for H.T.R.B. and Burn-in
- 4.7.3 Electrical Circuits for H.T.R.B. and Burn-in
- 4.8 Environmental and Endurance Tests
- 4.8.1 Electrical Measurements on Completion of Environmental Tests 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests
- 4.8.3 Electrical Measurements on Completion of Endurance Tests
- 4.8.4 Conditions for Operating Life Test
- 4.8.5 Electrical Circuits for Operating Life Tests
- 4.8.6 Conditions for High Temperature Storage Test



### **TABLES**

<u>Page</u>

1(a)	Type Variants	6
1(b)	Maximum Ratings	6
2	Electrical Measurements at Room Temperature, d.c. Parameters	18
	Electrical Measurements at Room Temperature, a.c. Parameters	22
3(a)	Electrical Measurements at High Temperature	24
3(b)	Electrical Measurements at Low Temperature	28
4	Parameter Drift Values	39
5(a)	Conditions for Burn-in High Temperature Reverse Bias, N-Channels	40
5(b)	Conditions for Burn-in High Temperature Reverse Bias, P-Channels	40
5(c)	Conditions for Burn-in Dynamic	41
6	Electrical Measurements on Completion of Environmental Tests and at Intermediate Points and on Completion of Endurance Testing	45

### **FIGURES**

1	Not applicable	
2	Physical Dimensions	7
3(a)	Pin Assignment	, 12
3(b)	Truth Table	12
3(c)	Circuit Schematic	13
3(d)	Functional Diagram	13
3(e)	Input Protection Network	13
4	Circuits for Electrical Measurements	32
5(a)	Electrical Circuit for Burn-in High Temperature Reverse Bias, N-Channels	32 42
5(b)	Electrical Circuit for Burn-in High Temperature Reverse Bias, P-Channels	42
5(c)	Electrical Circuit for Burn-in Dynamic	42
APPE	NDICES (Applicable to specific Manufacturers only)	
· ^ ·	Agreed Deviations for CTM interfactories (Tity)	

'A' Agreed Deviations for STMicroelectronics (F)

46



#### 1. <u>GENERAL</u>

#### 1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Quad 2-Input Exclusive OR Gate, having fully buffered outputs, based on Type 4030B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

#### 1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

#### 1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

# 1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

- 1.5 <u>PHYSICAL DIMENSIONS</u> As per Figure 2.
- 1.6 <u>PIN ASSIGNMENT</u> As per Figure 3(a).
- 1.7 TRUTH TABLE

As per Figure 3(b).

- 1.8 <u>CIRCUIT SCHEMATIC</u> As per Figure 3(c).
- 1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Catagorised as Class 1 with a Minimum Critical Path Failure Voltage of 400Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).



### TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

### TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V <sub>DD</sub>	-0.5 to +18	V	Note 1
2	Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V	Note 2 Power on
3	D.C. Input Current	± I <sub>IN</sub>	10	mA	Note 3
4	D.C. Output Current	± I <sub>O</sub>	10	mA	Note 4
5	Device Dissipation	PD	200	mWdc	Per Package
6	Output Dissipation	P <sub>DSO</sub>	100	mWdc	Note 5
7	Operating Temperature Range	T <sub>op</sub>	-55 to +125	°C	-
8	Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T <sub>sol</sub>	+ 300 + 245	°C	Note 6 Note 7

#### **NOTES**

- 1. Device is functional from + 3V to + 15V with reference to  $V_{SS}$ .
- 2.  $V_{DD}$  + 0.5V should not exceed + 18V.
- 3. Any one input.
- 4. The maximum output current of any single output.
- 5. The maximum power dissipation of any single output.
- 6. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 7. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.



### FIGURE 2 - PHYSICAL DIMENSIONS

### FIGURE 2(a) - FLAT PACKAGE, 14-Pin



SYMBOL	MILLIM	NOTEO		
OTWIBOL	MIN	MAX	NOTES	
А	6.75	7.06		
В	9.76	10.14		
С	1.49	1.95		
D	0.102	0.152	3	
Е	7.50	7.75		
F	1.27	TYPICAL	4	
G	0.38	0.48	3	
Н	6.0	-	3	
L	18.75	22.0		
М	0.33	0.43		
N	4.31	TYPICAL		



### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

### FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN





#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)



#### NOTES: See Page 11.



# FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

# FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN





SYMBOL	MILLIM	NOTEO				
STWIBOL	MIN.	MAX.	NOTES			
Α	6.75	7.06				
В	9.76	10.14				
С	1.49	1.95				
D	0.102	0.152	3			
E	7.50	7.75				
F	1.27 TY	1.27 TYPICAL				
G	0.38	0.48	3			
H	0.60	0.90	3			
K	9.00 TY	9.00 TYPICAL				
L	10	10.65				
М	0.33					
N	4.31 TY					



#### FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

#### NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

- 1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
- 2. The dimension shall be measured from the seating plane to the base plane.
- 3. All leads or terminals.
- 4. Twelve spaces.
- 5. Index corner only.
- 6. Three non-index corners
- 7. For all pins, either pin shape may be supplied.



# FIGURE 3(a) - PIN ASSIGNMENT



# FLAT PACKAGE, SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND														
DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	4	5	6	7	9	10	12	14	15	16	17	19	20

# FIGURE 3(b) - TRUTH TABLE

INPUTS		OUTPUT
А	В	J
L	L	L.
н	L	Н
L	н	Н
Н	н	L

### **NOTES**

1. Logic Level Definitions: L = Low Level, H = High Level.

2. Y=A⊕B.



# FIGURE 3(c) - CIRCUIT SCHEMATIC (EACH GATE)



# FIGURE 3(d) - FUNCTIONAL DIAGRAM (EACH GATE)





# FIGURE 3(e) - INPUT PROTECTION NETWORK





#### 2. <u>APPLICABLE DOCUMENTS</u>

The following documents form part of this specification and shall be read in conjunction with it:-

- (a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.
- (b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

### 3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V<sub>IC</sub> = Input Clamp Voltage. P<sub>DSO</sub> = Single Output Power Dissipation. CKT = Circuit.

#### 4. **REQUIREMENTS**

#### 4.1 <u>GENERAL</u>

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

### 4.2 DEVIATIONS FROM GENERIC SPECIFICATION

- 4.2.1 <u>Deviations from Special In-process Controls</u> None.
- 4.2.2 <u>Deviations from Final Production Tests (Chart II)</u> None.
- 4.2.3 <u>Deviations from Burn-in Tests (Chart III)</u>
  - 4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 <u>Deviations from Qualification Tests (Chart IV)</u>

None.



# 4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

#### 4.3 MECHANICAL REQUIREMENTS

#### 4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

#### 4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

#### 4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

#### 4.4.1 <u>Case</u>

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

#### 4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

#### 4.5 MARKING

#### 4.5.1 <u>General</u>

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

- (a) Lead Identification.
- (b) The SCC Component Number.
- (c) Traceability Information.

#### 4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).



#### 4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:

	<u>920104701</u> E
Detail Specification Number	
Type Variant, as applicable	
Testing Level (B or C, as appropriate)	

#### 4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

#### 4.6 <u>ELECTRICAL MEASUREMENTS</u>

#### 4.6.1 <u>Electrical Measurements at Room Temperature</u>

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.6.2 <u>Electrical Measurements at High and Low Temperatures</u>

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at  $T_{amb}$  = +125(+0-5) °C and -55(+5-0) °C respectively.

#### 4.6.3 <u>Circuits for Electrical Measurements</u>

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

#### 4.7 BURN-IN TESTS

#### 4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at  $+22\pm3$  °C. The parameter drift values ( $\Delta$ ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

#### 4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

#### 4.7.3 <u>Electrical Circuits for H.T.R.B and Burn-in</u>

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
		UTIMBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IN} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
7 to 14	Input Current Low Level	ΙL	3009	4(c)		_	-50	nA
15 to 22	Input Current High Level	lιΗ	3010	4(d)		-	50	nA
23 to 30	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 15Vdc)$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.05	V



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
31 to 38	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate Under Test: $V_{IH} = 15Vdc$ , $V_{IL} = 0Vdc$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	14.95	-	V
39 to 46	Output Drive Current N-Channel	I <sub>OL1</sub>	-	4(g)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 5Vdc)$ $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.51	-	mA
47 to 54	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 15Vdc)$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	3.4	-	mA
55 to 62	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Gate Under Test: $V_{IH} = 5Vdc, V_{IL} = 0Vdc$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-0.51	-	mA



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
63 to 70	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Gate Under Test: $V_{IH} = 15Vdc, V_{IL} = 0Vdc$ $V_{OUT} = 13.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-3.4	-	mA
71 to 78	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 1.5Vdc, V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc, V_{IN2} = 1.5Vdc)$ All Other Gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.5	V
79 to 86	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 4Vdc$ , $V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc$ , $V_{IN2} = 4Vdc$ ) All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	1.5	V
87 to 94	Input Voltage High Level (Noise Immunity)	VIH1	-	4(j)	Gate Under Test: $V_{IN1} = 3.5Vdc$ , $V_{IN2} = 1.5Vdc$ $(V_{IN1} = 1.5Vdc$ , $V_{IN2} = 3.5Vdc$ ) All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	4.5		V



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	V V V
		0	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
95 to 102	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	_	4(j)	Gate Under Test: $V_{IN1} = 11Vdc, V_{IN2} = 4Vdc$ $(V_{IN1} = 4Vdc, V_{IN2} = 11Vdc)$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	13.5	-	<b>V</b>
103	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	B Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
104	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(I)	B Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.0	V
105 to 112	Input Clamp Voltage (to V <sub>SS</sub> )	V <sub>IC1</sub>	-	4(m)	$I_{IN} \text{ (Under Test)} = -100 \mu \text{A}$ $V_{DD} = \text{Open}, V_{SS} = 0 \text{Vdc}$ All Other Pins Open (Pins D/F 1-2-5-6-8-9-12- 13) (Pins C 2-4-7-9-12-14-17- 19)	-	-2.0	V
113 to 120	Input Clamp Voltage (to V <sub>DD</sub> )	V <sub>IC2</sub>	-	4(n)	$V_{IN}$ (Under Test) = 6Vdc $V_{SS}$ = Open, R = 30k $\Omega$ (Pins D/F 1-2-5-6-8-9-12- 13) (Pins C 2-4-7-9-12-14-17- 19)	3.0	-	V



\_

# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	1ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	
121 to 128	Input Capacitance	C <sub>IN</sub>	3012	4(0)	$V_{IN} \text{ (Not Under Test)} = 0 \text{Vdc} \\ V_{DD} = V_{SS} = 0 \text{Vdc} \\ \text{Note 5} \\ \text{(Pins D/F 1-2-5-6-8-9-12-13)} \\ \text{(Pins C 2-4-7-9-12-14-17-19)} \end{cases}$	-	7.5	pF
129	Propagation Delay Low to High	<sup>t</sup> ₽LH	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse} \\ \text{Generator} \\ V_{IN} \text{ (All Other Inputs)} \\ = 5 \text{Vdc} \\ V_{DD} = 5 \text{Vdc},  V_{SS} = 0 \text{Vdc} \\ \text{Note 6} \\ \frac{\text{Pins D/F}}{2 \text{ to 3}}  \frac{\text{Pins C}}{4 \text{ to 5}} \\ \end{array}$	-	230	ns
130	Propagation Delay High to Low	tph∟	3003	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ $= 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 $\underline{Pins D/F}  \underline{Pins C}$ $2 \text{ to } 3  4 \text{ to } 5$	_	230	ns
131	Transition Time Low to High	t <sub>TLH</sub>	3004	4(p)	$V_{IN} \text{ (Under Test) = Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns
132	Transition Time High to Low	t <sub>THL</sub>	3004	4(p)	$V_{IN} \text{ (Under Test)} = \text{Pulse}$ Generator $V_{IN} \text{ (All Other Inputs)}$ = 0Vdc $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns



# TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE (CONTINUED)

#### **NOTES**

- 1. GO-NO-GO Test, each pattern of Test Table 4(a).
  - $V_{OH} \ge V_{DD} 0.5 V dc$   $V_{OL} \le 0.5 V dc$
- 2. Maximum time to output comparator strobe 300µsec.
- 3. Test each pattern of Table 4(b).
- 4. Interchange of forcing and measuring function is permitted.
- Measurement performed on a sample basis, LTPD7 or less, with a Capacitance Bridge connected between each input or output under test and V<sub>SS</sub>, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
- 6. Measurement performed on a sample basis, LTPD7 or less, (see Annexe I of ESA/SCC 9000).



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
		OTTIBOL	MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 15Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IN} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	15	μА
7 to 14	Input Current Low Level	Ι <u>Ι</u>	3009	4(c)		_	-100	nA
15 to 22	Input Current High Level	lιΗ	3010	4(d)		-	100	nA
23 to 30	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 15Vdc)$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.05	V



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 38	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate Under Test: $V_{IH} = 15Vdc$ , $V_{IL} = 0Vdc$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	14.95	-	V
39 to 46	Output Drive Current N-Channel	lol1	-	4(g)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 5Vdc)$ $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.36	-	mA
47 to 54	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 15Vdc)$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	2.4	-	mA
55 to 62	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Gate Under Test: $V_{IH} = 5Vdc, V_{IL} = 0Vdc$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-0.36	-	mA



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
63 to 70	Output Drive Current P-Channel	IOH2	-	4(h)	Gate Under Test: $V_{IH} = 15Vdc$ , $V_{IL} = 0Vdc$ $V_{OUT} = 13.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-2.4	-	mA
71 to 78	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 1.5Vdc, V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc, V_{IN2} = 1.5Vdc)$ All Other Gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.5	V
79 to 86	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 4Vdc, V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc, V_{IN2} = 4Vdc)$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	1.5	V
87 to 94	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	-	4(j)	Gate Under Test: $V_{IN1} = 3.5Vdc$ , $V_{IN2} = 1.5Vdc$ $(V_{IN1} = 1.5Vdc$ , $V_{IN2} = 3.5Vdc$ ) All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	4.5		V



# TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIMITS	IITS	UNIT V V
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
95 to 102	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	-	4(j)	Gate Under Test: $V_{IN1} = 11Vdc, V_{IN2} = 4Vdc$ $(V_{IN1} = 4Vdc, V_{IN2} = 11Vdc)$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	13.5	-	V
103	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	B Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
104	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(I)	B Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.3	3.5	V



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIN	IITS	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	UNIT
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V <sub>DD</sub> = 3Vdc, V <sub>SS</sub> = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. $V_{DD}$ = 15Vdc, $V_{SS}$ = 0Vdc Notes 1 and 2	-	-	-
3 to 6	Quiescent Current	I <sub>DD</sub>	3005	4(b)	$V_{IN} = 0Vdc, V_{IH} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
7 to 14	Input Current Low Level	ΙιL	3009	4(c)		-	-50	nA
15 to 22	Input Current High Level	lΉ	3010	4(d)	$V_{IN} \text{ (Under Test)} = 15 \text{Vdc} \\ V_{IN} \text{ (Remaining Inputs)} \\ = 0 \text{Vdc} \\ V_{DD} = 15 \text{Vdc}, V_{SS} = 0 \text{Vdc} \\ \text{(Pins D/F 1-2-5-6-8-9-12-13)} \\ \text{(Pins C 2-4-7-9-12-14-17-19)} \\ \end{cases}$	-	50	nA
23 to 30	Output Voltage Low Level	V <sub>OL</sub>	3007	4(e)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 15Vdc)$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.05	V



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	ITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
31 to 38	Output Voltage High Level	V <sub>OH</sub>	3006	4(f)	Gate Under Test: $V_{IH} = 15Vdc, V_{IL} = 0Vdc$ $V_{OUT} = Open$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	14.95	-	V
39 to 46	Output Drive Current N-Channel	I <sub>OL1</sub>	_	4(g)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 5Vdc)$ $V_{OUT} = 0.4Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	0.64	_	mA
47 to 54	Output Drive Current N-Channel	I <sub>OL2</sub>	-	4(g)	Gate Under Test: $V_{IN1} = V_{IN2} = 0Vdc$ $(V_{IN1} = V_{IN2} = 15Vdc)$ $V_{OUT} = 1.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	4.2	-	mA
55 to 62	Output Drive Current P-Channel	I <sub>OH1</sub>	-	4(h)	Gate Under Test: $V_{IH} = 5Vdc$ , $V_{IL} = 0Vdc$ $V_{OUT} = 4.6Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-0.64	-	mA



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LIM	IITS	UNIT
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	MAX	UNIT
63 to 70	Output Drive Current P-Channel	I <sub>OH2</sub>	-	4(h)	Gate Under Test: $V_{IH} = 15Vdc, V_{IL} = 0Vdc$ $V_{OUT} = 13.5Vdc$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ Note 4 (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-4.2	-	mA
71 to 78	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 1.5Vdc, V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc, V_{IN2} = 1.5Vdc)$ All Other Gates: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	0.5	V
79 to 86	Input Voltage Low Level (Noise Immunity)	V <sub>IL2</sub>	-	4(i)	Gate Under Test: $V_{IN1} = 4Vdc, V_{IN2} = 0Vdc$ $(V_{IN1} = 0Vdc, V_{IN2} = 4Vdc)$ All Other Gates: $V_{IN} = 15Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	-	1.5	v
87 to 94	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	-	4(j)	Gate Under Test: $V_{IN1} = 3.5Vdc$ , $V_{IN2} = 1.5Vdc$ ( $V_{IN1} = 1.5Vdc$ , $V_{IN2} = 3.5Vdc$ ) All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 5Vdc$ , $V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	4.5		V



# TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD	TEST	TEST CONDITIONS (PINS UNDER TEST	LI№	UNIT	
			MIL-STD 883	FIG.	D/F = DIP AND FP C = CCP)	MIN	МАХ	51111
95 to 102	Input Voltage High Level (Noise Immunity)	V <sub>IH2</sub>	-	4(j)	Gate Under Test: $V_{IN1} = 11Vdc, V_{IN2} = 4Vdc$ $(V_{IN1} = 4Vdc, V_{IN2} = 11Vdc)$ All Other Gates: $V_{IN} = 0Vdc$ $V_{DD} = 15Vdc, V_{SS} = 0Vdc$ (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	13.5	-	V
103	Threshold Voltage N-Channel	V <sub>THN</sub>	-	4(k)	B Input at Ground All Other Inputs: $V_{IN} = 5Vdc$ $V_{DD} = 5Vdc$ , $I_{SS} = -10\mu A$ (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
104	Threshold Voltage P-Channel	V <sub>THP</sub>	-	4(I)	B Input at Ground All Other Inputs: $V_{IN} = -5Vdc$ $V_{SS} = -5Vdc$ , $I_{DD} = 10\mu A$ (Pin D/F 14) (Pin C 20)	0.7	3.5	V



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

### FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN		PIN NUMBERS										D.C. SUPPLY		
NO.	1	2	3	4	5	6	8	9	10	11	12	13	7	14
1	0	0	0	0	0	0	0	0	0	0	0	0	V <sub>SS</sub>	V <sub>DD</sub>
2	1	0	1	0	0	0	1	0	1	0	·0	0	Ĩ	
3	1	1	0	0	0	0	1	0	1	1	1	0		
4	0	1	1	0	0	0	1	1	0	1	1	0		
5	0	0	0	1	1	0	1	1	0	0	1	1		
6	0	0	0	0	1	1	0	1	1	0	1	1		
7	0	0	0	1	0	1	0	1	1	1	0	1		
8	1	1	0	0	1	1	1	1	0	0	1	1		
9	1	1	0	1	1	0	1	0	1	1	1	0		↓ I

#### **NOTES**

1. Figure 4(a) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.

2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ .

					PIN	I NU	MBE	RS								
PATTERN NO.	INPUTS								OUTPUTS				D.C. SUPPLY			
	1	2	5	6	8	9	12	13	3	4	10	11	7	14		
1	0	0	0	1	0	1	0	0	Х	Х	х	х	V <sub>SS</sub>	V <sub>DD</sub>		
2	1	0	1	1	1	1	1	0	х	х	х	х				
3	1	1	1	0	1	0	1	1	х	х	х	х				
4	0	1	0	0	0	0	0	1	х	Х	х	х		$\downarrow$		

#### FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

#### **NOTES**

- 1. Figure 4(b) illustrates one series of Test Patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
- 2. Logic Level Definitions:  $1 = V_{IH} = V_{DD}$ ,  $0 = V_{IL} = V_{SS}$ , X = Don't Care.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



#### NOTES

1. Each input to be tested separately.

# FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE

# FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE

1. Each input to be tested separately.

**NOTES** 



### NOTES

- 1. Each output to be tested separately.
- 2. VoL is measured with both inputs High  $(V_{IN1} = V_{IN2} = V_{DD})$  and both inputs Low  $(V_{IN1} = V_{IN2} = V_{SS})$

### NOTES

- 1. Each output to be tested separately.
- 2. V<sub>OH</sub> is measured with the following input conditions for each test:
  - $\label{eq:interm} \begin{array}{ll} \text{i)} & V_{IN1} = V_{IH}, \ V_{IN2} = V_{IL} \\ \text{ii)} & V_{IN1} = V_{IL}, \ V_{IN2} = V_{IH}. \end{array}$



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)



### NOTES

- 1. Each output to be tested separately.
- 2. I<sub>OL</sub> is measured with both inputs High  $(V_{IN1} = V_{IN2} = V_{DD})$  and both inputs Low  $(V_{IN1} = V_{IN2} = V_{SS}).$

### **NOTES**

- 1. Each output to be tested separately.
- 2. I<sub>OH</sub> is measured with the following input condition for each test:
  - i)  $V_{IN1} = V_{IH}$  and  $V_{IN2} = V_{IL}$ ii)  $V_{IN1} = V_{IL}$  and  $V_{IN2} = V_{IH}$ .

### FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE



FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE

### NOTES

1. Each output to be tested separately.



NOTES 1. Each output to be tested separately.


# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL



# FIGURE 4(I) - THRESHOLD VOLTAGE P-CHANNEL





## FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

### FIGURE 4(m) - INPUT CLAMP VOLTAGE (VSS)



### **NOTES**

1. Each input to be tested separately.

FIGURE 4(n) - INPUT CLAMP VOLTAGE (VDD)



#### **NOTES**

1. Each input to be tested separately.



# FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

#### FIGURE 4(o) - INPUT CAPACITANCE



#### **NOTES**

- 1. Each input to be tested separately.
- 2. f = 100 kHz to 1MHz.



### FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

# FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME



**VOLTAGE WAVEFORMS** 



**<u>NOTES</u>** 1. Pulse Generator -  $V_P = 0$  to  $V_{DD}$ ,  $t_r$  and  $t_f \leq 15$ ns, f = 500kHz.



### **TABLE 4 - PARAMETER DRIFT VALUES**

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 6	Quiescent Current	IDD	As per Table 2	As per Table 2	± 75	nA
39 to 46	Output Drive Current N-Channel	I <sub>OL1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
55 to 62	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	%
103	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	V
104	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	V

### **NOTES**

1. Percentage of limit value if voltage is the measurement function.



# TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	V <sub>OUT</sub>	Open	-
3	Inputs - (Pins D/F 2-6-8-12) (Pins C 4-9-12-17)	V <sub>IN</sub>	V <sub>DD</sub>	Vdc
4	Inputs - (Pins D/F 1-5-9-13) (Pins C 2-7-14-19)	V <sub>IN</sub>	Ground	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

**1.** Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.

# TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTER	RISTICS SYMBOL	SYMBOL CONDITION	
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4 (Pins C 5-6-		Open	-
3	Inputs - (Pins D/F 2-0 (Pins C 4-9-		Ground	Vdc
4	Inputs - (Pins D/F 1-t (Pins C 2-7-		V <sub>DD</sub>	Vdc
5	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
6	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

#### **NOTES**

1. Input Load = Protection Resistor =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



# TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T <sub>amb</sub>	+ 125( + 0-5)	°C
2	Outputs - (Pins D/F 3-4-10-11) (Pins C 5-6-15-16)	V <sub>OUT</sub>	V <sub>DD/2</sub>	Vdc
3	Inputs - (Pins D/F 2-6-8-12) (Pins C 4-9-12-17)	V <sub>IN</sub>	V <sub>GEN</sub>	Vac
4	Inputs - (Pins D/F 1-5-9-13) (Pins C 2-7-14-19)	V <sub>IN</sub>	Ground	Vdc
5	Pulse Voltage	V <sub>GEN</sub>	0 to V <sub>DD</sub>	Vac
6	Pulse Frequency Square Wave	f	50K≤f <1M 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V <sub>DD</sub>	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V <sub>SS</sub>	Ground	Vdc

**<u>NOTES</u>** 1. Input Load = Output Load =  $2k\Omega$  minimum to  $47k\Omega$  maximum.



# FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



# FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



### FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES 1. Pin numbers in parenthesis are for the chip carrier package.



#### 4.8 <u>ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC</u> <u>SPECIFICATION NO. 9000)</u>

#### 4.8.1 <u>Electrical Measurements on Completion of Environmental Tests</u>

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3$  °C.

### 4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

#### 4.8.3 <u>Electrical Measurements on Completion of Endurance Tests</u>

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at  $T_{amb} = +22 \pm 3 \text{ °C.}$ 

#### 4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

#### 4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life tests are shown in Figure 5(c) of this specification.

### 4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.



## TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

		1 ····				_		
NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR	TEST	CHANGE LIMITS			UNIT
			TEST METHOD	CONDITIONS	(Δ)	MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	_
3 to 6	Quiescent Current	I <sub>DD</sub>	As per Table 2	As per Table 2	± 75	-	-	nA
7 to 14	Input Current Low Level	l <sub>IL</sub>	As per Table 2	As per Table 2	-	-	-50	nA
15 to 22	Input Current High Level	liH	As per Table 2	As per Table 2	-	-	50	nA
23 to 30	Output Voltage Low Level	V <sub>OL</sub>	As per Table 2	As per Table 2	-	-	0.05	V
31 to 38	Output Voltage High Level	V <sub>OH</sub>	As per Table 2	As per Table 2	-	14.95	-	v
39 to 46	Output Drive Current N-Channel	<sup>I</sup> OL1	As per Table 2	As per Table 2	± 15 (1)	-	-	%
47 to 54	Output Drive Current N-Channel	I <sub>OL2</sub>	As per Table 2	As per Table 2	± 15 (1)		-	%
55 to 62	Output Drive Current P-Channel	I <sub>OH1</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
63 to 70	Output Drive Current P-Channel	I <sub>OH2</sub>	As per Table 2	As per Table 2	± 15 (1)	-	-	%
71 to 78	Input Voltage Low Level (Noise Immunity)	V <sub>IL1</sub>	As per Table 2	As per Table 2	-	-	0.5	V
87 to 94	Input Voltage High Level (Noise Immunity)	V <sub>IH1</sub>	As per Table 2	As per Table 2	-	4.5	-	V
103	Threshold Voltage N-Channel	V <sub>THN</sub>	As per Table 2	As per Table 2	±0.3	-	-	۷
104	Threshold Voltage P-Channel	V <sub>THP</sub>	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES 1. Percentage of limit value if voltage is the measurement function.



### APPENDIX 'A'

Page 1 of 1

# AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION			
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.			