INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS EXPANDABLE 4-WIDE 2-INPUT,

AND-OR INVERTER GATE,

BASED ON TYPE 4086B

ESCC Detail Specification No. 9201/068

ISSUE 1

October 2002

Document Custodian: European Space Agency - see https://escies.org

LEGAL DISCLAIMER AND COPYRIGHT

european space agency
agence spatiale européenne

Pages 1 to 43

INTEGRATED CIRCUITS, SILICON MONOLITHIC,

CMOS EXPANDABLE 4-WIDE 2-INPUT,

AND-OR INVERTER GATE,

BASED ON TYPE 4086B

ESA/SCC Detail Specification No. 9201/068

space components
coordination group

Issue/Rev.	Date	Approved by	
		SCCG Chairman	ESA Director General or his Deputy
Issue 2	March 1992		
Revision 'A'	October 1994		
Revision 'B'	July 2000		
Revision 'C'	May 2001		

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		This Issue supersedes Issue 1 and incorporates all modifications defined in Revision 'A' to Issue 1 and the following DCR's:-		
		Cover Page	: Title Corrected	23516
		DCN		None
		Para. 1.1	: First sentence amended to "..., AND-OR Inverter Gate, ..."	23516
		Para. 1.10	: Last sentence rewritten to include ESD Class and Critical Path Failure Voltage	23385
		Table 1(a)	: Table amended	22398
			: Lead Material and/or Finish amended	23465
		Table 1(b)	: No. 9, package soldering temperatures changed	22314
			: Notes - Note 6 added	22314
		Figure 2(a)	: Table corrected	23247
		Table 2(b)	: "CKT A" deleted from Title	22398
		Figure 2(c)	: Figure deleted in toto	22398
		Figure 2(d)	: Title amended to "2(c)"	22398
			: Table Corrected	23247
		Notes to Figures	: In Title and Note 1, 2(d) amended to "2(c)"	22398
		Figure 3(b)	: Existing Note Standardised	23516
			: New Note 2 added	23516
		Figure 3(c)	: Pin 7 and 14 entry and Input Protection Network deleted	23516
		Figure 3(e)	: Drawing Corrected	23516
		Para. 4.2.2	: Deviation deleted, "None." added	22360/ 21048
		Para. 4.2.4	: Deviation deleted, "None." added	22919
		Para. 4.2.5	: Deviation deleted, "None." added	22919
		Para. 4.4.2	: Material Type and Finishes amended	23465
		Para. 4.5.2	: Third sentence amended to read "...2(c)"	22398
		Tables 2, 3(a), (b)	: No. 33, in Conditions, "V_{OUT} = Open" added	23516
		Table 2	: No. 44, in Conditions, "All Other Gates:V_{IN} = 0Vdc" added	23516
			: Nos. 48 to 57, Limits Column amended	22398
			: Nos. 58 to 67, "CKT A" deleted from first measurement and "CKT B" entry deleted in toto	22398
		Table 3(a)	: No. 40, in Conditions, GN corrected to "EN"	23516
		Table 3(b)	: No. 32 to 39 corrected to "37 to 39"	23516
			: No. 41, in Conditions, GN corrected to "EN"	23516
		Figure 4(a)	: Pin 4 and "NC" entry deleted	23516
		Figures 4(g), (h)	: Figures amended	23076
		Figures 4(i), (j)	: Note deleted	23516
		Figures 4(k), (l)	: Input Conditions specified	23516
		Figures 4(m), (n)	: Note added	23516
		Figure 4(p)	: Timing Waveforms corrected	23162
		Tables 5(a), (b)	: Titles amended	23162
		Figures 5(a), (b)	: Titles amended	23162
		Figures 5(a), (b), (c)	: Resistor values deleted	23516
		Para. 4.8.4 and 4.8.5	: Reference to Table and Figure amended to "5(c)"	23516

DOCUMENTATION CHANGE NOTICE

Rev. Letter	Rev. Date	Reference	CHANGE Item	Approved DCR No.
		Table 6	: Title amended	23516
			: Nos. 34 to 36, "N-Channel" added to Characteristics	23516
			: No. 42, min. Limit deleted and max. Limit added	23516
			: No. 44, max. Limit deleted and min. Limit added	23516
'A'	Oct. '94	P1. Cover page		None
		P2A. DCN		None
		P6. Table 1(a)	: Lead Material and/or Finish amended	221049
		P8. Figure 2(b)	: Drawing altered	23540
			: Dimension F (Max) amended	23540
		P10. Notes	: Note 7 added	23540
		P15. Para. 4.3.2	: Weights amended	23539
		Para. 4.4.2	: Lead Finish, Types amended	221049
'B'	Jul. '00	P1. Cover page		None
		P2A. DCN		None
		P6. Table 1(a)	: Variants 08 and 09 added	221567
		P7. Figure 2(a)	: Side elevation amended	221567
			: Dimension 'C' amended	221567
		P9. Figure 2(c)	: In the drawing, Pin No. 20 location corrected	221550
		P10. Notes to Figures	: Title amended	221567
		P10A. Figure 2(d)	: New page added	221567
		P11. Figure 3(a)	: Left-hand Title amended	221567
			: "SO" added to comparison Titles	221567
		P15. Para. 4.3.2	: SO package added to text	221567
		Para. 4.4.2	: SO package added to text	221567
		Para. 4.5.2	: SO package added to text	221567
'C'	May '01	P1. Cover page	: Page count incremented by 1	221602
		P2A. DCN		None
		P4. T of C	: Appendices entry amended	221602
		P5. Para. 1.3	: New sentence added	221602
		P6. Table 1(b)	: No. 8, Maximum temperature amended	221602
		P41. Para. 4.8.6	: Last sentence deleted, new text added	221602
		P43. Appendix 'A'	: Appendix added	221602

TABLE OF CONTENTS

Page

TABLES

FIGURES

APPENDICES (Applicable to specific Manufacturers only)

1. GENERAL

1.1 SCOPE

This specification details the ratings, physical and electrical characteristics, test and inspection data for a silicon monolithic, CMOS Expandable 4-Wide 2-Input, AND-OR Inverter Gate, having fully buffered outputs, based on Type 4086B. It shall be read in conjunction with ESA/SCC Generic Specification No. 9000, the requirements of which are supplemented herein.

1.2 COMPONENT TYPE VARIANTS

Variants of the basic type integrated circuits specified herein, which are also covered by this specification, are given in Table 1(a).

1.3 MAXIMUM RATINGS

The maximum ratings, which shall not be exceeded at any time during use or storage, applicable to the integrated circuits specified herein, are as scheduled in Table 1(b).

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESA/SCC Generic Specification.

1.4 PARAMETER DERATING INFORMATION (FIGURE 1)

Not applicable.

1.5 PHYSICAL DIMENSIONS

As per Figure 2.

1.6 PIN ASSIGNMENT

As per Figure 3(a).

1.7 TRUTH TABLE

As per Figure 3(b).

1.8 CIRCUIT SCHEMATIC

As per Figure 3(c).

1.9 FUNCTIONAL DIAGRAM

As per Figure 3(d).

1.10 HANDLING PRECAUTIONS

These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling. These components are Categorised as Class 1 with a Minimum Critical Path Failure Voltage of 400 Volts.

1.11 INPUT PROTECTION NETWORK

Double diode protection shall be incorporated into each input as shown in Figure 3(e).

TABLE 1(a) - TYPE VARIANTS

VARIANT	CASE	FIGURE	LEAD MATERIAL AND/OR FINISH
01	FLAT	2(a)	G2 or G8
02	FLAT	2(a)	G4
03	D.I.L.	2(b)	G2 or G8
04	D.I.L.	2(b)	G4
07	CHIP CARRIER	2(c)	2
08	SO CERAMIC	2(d)	G2
09	SO CERAMIC	2(d)	G4

TABLE 1(b) - MAXIMUM RATINGS

NO.	CHARACTERISTICS	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
1	Supply Voltage	V_{DD}	-0.5 to +18	V	Note 1
2	Input Voltage	V_{IN}	-0.5 to V_{DD} +0.5	V	Note 2 Power on
3	D.C. Input Current	$\pm I_{IN}$	10	mA	-
4	D.C. Output Current	$\pm I_O$	10	mA	Note 3
5	Device Dissipation	P_D	200	mWdc	Per Package
6	Output Dissipation	P_{DSO}	100	mWdc	Note 4
7	Operating Temperature Range	T_{op}	-55 to +125	°C	-
8	Storage Temperature Range	T_{stg}	-65 to +150	°C	-
9	Soldering Temperature For FP and DIP For CCP	T_{sol}	+300 +245	°C	Note 5 Note 6

NOTES

1. Device is functional from +3V to +15V with reference to V_{SS}.
2. V_{DD} +0.5V should not exceed +18V.
3. The maximum output current of any single output.
4. The maximum power dissipation of any single output.
5. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
6. Duration 30 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

FIGURE 2 - PHYSICAL DIMENSIONS

FIGURE 2(a) - FLAT PACKAGE, 14-Pin



SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	6.75	7.06	
B	9.76	10.14	
C	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27	TYPICAL	4
G	0.38	0.48	3
H	6.0	-	3
L	18.75	22.0	
M	0.33	0.43	
N	4.31	TYPICAL	

NOTES: See Page 10.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(b) - DUAL-IN-LINE PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
	MIN	MAX	
A	2.10	2.54	
a_1	3.0	3.7	
a_2	0.63	1.14	2
B	1.82	2.23	
b	0.40	0.50	3
b_1	0.20	0.30	3
D	18.79	19.20	
E	7.36	7.87	
e	2.29	2.79	4
e_1	15.11	15.37	
e_2	7.62	8.12	
F	7.11	7.75	
I	-	3.70	
K	10.90	12.10	

NOTES: See Page 10.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(c) - CHIP CARRIER - 20-TERMINAL



DIMENSIONS	MILLIMETRES		NOTES
	MIN	MAX	
A	1.14	1.95	
A1	1.63	2.36	
B	0.55	0.72	3
C	1.06	1.47	3
C_1	1.91	2.41	
D	8.67	9.09	
D1	7.21	7.52	
d, d1	1.27	TYPICAL	4
d2	7.62	TYPICAL	
E	8.67	9.09	
E1	7.21	7.52	
e, e1	1.27	TYPICAL	4
e2	7.62	TYPICAL	
f, g	-	0.76	
h, h1	1.01	TYPICAL	6
j, j1	0.51	TYPICAL	5

NOTES: See Page 10.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

NOTES TO FIGURES 2(a) TO 2(d) INCLUSIVE

1. Index area: a notch, letter or dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages the index shall be as defined in Figure 2(c).
2. The dimension shall be measured from the seating plane to the base plane.
3. All leads or terminals.
4. Twelve spaces.
5. Index corner only.
6. Three non-index corners.
7. For all pins, either pin shape may be supplied.

FIGURE 2 - PHYSICAL DIMENSIONS (CONTINUED)

FIGURE 2(d) - SMALL OUTLINE CERAMIC PACKAGE, 14-PIN



SYMBOL	MILLIMETRES		NOTES
	MIN.	MAX.	
A	6.75	7.06	
B	9.76	10.14	
C	1.49	1.95	
D	0.102	0.152	3
E	7.50	7.75	
F	1.27 TYPICAL		4
G	0.38	0.48	3
H	0.60	0.90	3
K	9.00 TYPICAL		
L	10	10.65	
M	0.33	0.43	
N	4.31 TYPICAL		

NOTES: See Page 10.

FIGURE 3(a) - PIN ASSIGNMENT

DUAL-IN-LINE, SO AND FLAT PACKAGES



TOP VIEW

CHIP CARRIER PACKAGE



TOP VIEW

FLAT PACKAGE,SO AND DUAL-IN-LINE TO CHIP CARRIER PIN ASSIGNMENT

FLAT PACKAGE, SO AND DUAL-IN-LINE PIN OUTS	1	2	3	4	5	6	7	8	9	10	11	12	13	14
CHIP CARRIER PIN OUTS	2	4	5	6	7	9	10	12	14	15	16	17	19	20

FIGURE 3(b) - TRUTH TABLE

INPUTS										OUTPUT
A	B	C	D	E	F	G	H	INH/$\overline{EXP}$	EN/EXP	J
L	L	L	L	L	L	L	L	L	H	H
H	H	X	X	X	X	X	X	L	H	L
X	X	X	X	X	X	X	X	X	L	L
X	X	X	X	X	X	X	X	H	X	L

NOTES

1. Logic Level Definitions: L = Low Level, H = High Level, X = Don't Care.
2. $J = \overline{INHIBIT} + \overline{ENABLE} + AB + CD + EF + GH$

FIGURE 3(c) - CIRCUIT SCHEMATIC



FIGURE 3(d) - FUNCTIONAL DIAGRAM



FIGURE 3(e) - INPUT PROTECTION NETWORK



2. APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:-

(a) ESA/SCC Generic Specification No. 9000 for Integrated Circuits.

(b) MIL-STD-883, Test Methods and Procedures for Micro-electronics.

3. TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESA/SCC Basic Specification No. 21300 shall apply. In addition, the following abbreviations are used:

V_{IC} - Input Clamp Voltage
P_{DSO} - Single Output Power Dissipation
CKT - Circuit

4. REQUIREMENTS

4.1 GENERAL

The complete requirements for procurement of the integrated circuits specified herein shall be as stated in this specification and ESA/SCC Generic Specification No. 9000 for Integrated Circuits. Deviations from the Generic Specification, applicable to this specification only, are listed in Para. 4.2.

Deviations from the applicable Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESA/SCC requirement and do not affect the components' reliability, are listed in the appendices attached to this specification.

4.2 DEVIATIONS FROM GENERIC SPECIFICATION

4.2.1 Deviations from Special In-process Controls

None.

4.2.2 Deviations from Final Production Tests (Chart II)

None.

4.2.3 Deviations from Burn-in Tests (Chart III)

4.2.3.1 Deviations from High Temperature Reverse Bias (H.T.R.B.)

Prior to operating power burn-in, a high temperature reverse bias (H.T.R.B.) screen at +125°C shall be added for the N-Channel and then for the P-Channel in accordance with Tables 5(a) and 5(b) of this specification. Each exposure to H.T.R.B. shall be 72 hours and Table 4 Parameter Drift Values shall be applied at 0 and 144 hours.

4.2.4 Deviations from Qualification, Environmental and Endurance Tests (Chart IV)

None.

4.2.5 Deviations from Lot Acceptance Tests (Chart V)

None.

4.3 MECHANICAL REQUIREMENTS

4.3.1 Dimension Check

The dimensions of the integrated circuits specified herein shall be checked. They shall conform to those shown in Figure 2.

4.3.2 Weight

The maximum weight of the integrated circuits specified herein shall be 1.34 grammes for the dual-in-line package, 0.58 grammes for the flat and SO packages and 0.52 grammes for the chip carrier package.

4.4 MATERIALS AND FINISHES

The materials and finishes shall be as specified herein. Where a definite material is not specified, a material which will enable the integrated circuits specified herein to meet the performance requirements of this specification shall be used. Acceptance or approval of any constituent material does not guarantee acceptance of the finished product.

4.4.1 Case

The case shall be hermetically sealed and have a metal body with hard glass seals or a ceramic body and the lids shall be welded, brazed or preform-soldered.

4.4.2 Lead Material and Finish

For dual-in-line and flat packages, the material shall be Type 'G' with either Type '4' or Type '2 or 8' finish in accordance with ESA/SCC Basic Specification No. 23500. For chip carrier packages the finish shall be Type '2' in accordance with ESA/SCC Basic Specification No. 23500. For SO ceramic packages, the material shall be Type 'G' with either Type '2' or Type '4' finish in accordance with ESA/SCC Basic Specification No. 23500. (See Table 1(a) for Type Variants).

4.5 MARKING

4.5.1 General

The marking of all components delivered to this specification shall be in accordance with the requirements of ESA/SCC Basic Specification No. 21700. Each component shall be marked in respect of:-

(a) Lead Identification.

(b) The SCC Component Number.

(c) Traceability Information.

4.5.2 Lead Identification

For dual-in-line, flat and SO packages, an index shall be located at the top of the package in the position defined in Note 1 to Figure 2 or, alternatively, a tab may be used to identify Pin No. 1. The pin numbering must be read with the index or tab on the left-hand side. For chip carrier packages, the index shall be as defined by Figure 2(c).

4.5.3 The SCC Component Number

Each component shall bear the SCC Component Number which shall be constituted and marked as follows:



4.5.4 Traceability Information

Each component shall be marked in respect of traceability information in accordance with the requirements of ESA/SCC Basic Specification No. 21700.

4.6 ELECTRICAL MEASUREMENTS

4.6.1 Electrical Measurements at Room Temperature

The parameters to be measured in respect of electrical characteristics are scheduled in Table 2. Unless otherwise specified, the measurements shall be performed at T_{amb} = +22 ± 3 °C.

4.6.2 Electrical Measurements at High and Low Temperatures

The parameters to be measured at high and low temperatures are scheduled in Table 3. The measurements shall be performed at T_{amb} = +125(+0-5) °C and -55(+5-0) °C respectively.

4.6.3 Circuits for Electrical Measurements

Circuits and functional test sequence for use in performing electrical measurements listed in Tables 2 and 3 of this specification are shown in Figure 4.

4.7 BURN-IN TESTS

4.7.1 Parameter Drift Values

The parameter drift values applicable to burn-in are specified in Table 4 of this specification. Unless otherwise stated, measurements shall be performed at +22 ± 3 °C. The parameter drift values (Δ) applicable to the parameters scheduled, shall not be exceeded. In addition to these drift value requirements, the appropriate limit value specified for a given parameter in Table 2 shall not be exceeded.

4.7.2 Conditions for H.T.R.B. and Burn-in

The requirements for H.T.R.B. and Burn-in are specified in Section 7 of ESA/SCC Generic Specification No. 9000. The conditions for H.T.R.B. and Burn-in shall be as specified in Tables 5(a), 5(b) and 5(c) of this specification.

4.7.3 Electrical Circuits for H.T.R.B. and Burn-in

Circuits for use in performing the H.T.R.B. and Burn-in tests are shown in Figures 5(a), 5(b) and 5(c) of this specification.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 3Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 9	Quiescent Current	I_{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
10 to 19	Input Current Low Level	I_{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	-50	nA
20 to 29	Input Current High Level	I_{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	50	nA
30 to 32	Output Voltage Low Level	V_{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Note to Figure 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.05	V

NOTES: See Page 22.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
33	Output Voltage High Level	V_{OH}	3006	4(f)	Gate Under Test: V_{IN} (EN/EXP) = 15Vdc V_{OUT} = Open V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	14.95	-	V
34 to 36	Output Drive Current N-Channel	I_{OL1}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	0.51	-	mA
37 to 39	Output Drive Current N-Channel	I_{OL2}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	3.4	-	mA
40	Output Drive Current P-Channel	I_{OH1}	-	4(h)	Gate Under Test: V_{IN} (EN/EXP) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-0.51	-	mA
41	Output Drive Current P-Channel	I_{OH2}	-	4(h)	Gate Under Test: V_{IN} (EN/EXP) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-3.4	-	mA

NOTES: See Page 22.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
42	Input Voltage Low Level (Noise Immunity)	V_{IL1}	-	4(i)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.5	V
43	Input Voltage Low Level (Noise Immunity)	V_{IL2}	-	4(i)	Gate Under Test: V_{IL} = 4Vdc, V_{IH} = 11Vdc All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	1.5	V
44	Input Voltage High Level (Noise Immunity)	V_{IH1}	-	4(j)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	4.5	-	V
45	Input Voltage High Level (Noise Immunity)	V_{IH2}	-	4(j)	Gate Under Test: V_{IL} = 4Vdc, V_{IH} = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	13.5	-	V
46	Threshold Voltage N-Channel	V_{THN}	-	4(k)	B Input at Ground All Other Inputs: V_{IN} = 5Vdc V_{DD} = 5Vdc, I_{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.0	V
47	Threshold Voltage P-Channel	V_{THP}	-	4(l)	B Input at Ground A Input connected to V_{DD} All Other Inputs: V_{IN} = -5Vdc V_{SS} = -5Vdc, I_{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.0	V

NOTES: See Page 22.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - d.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
48 to 57	Input Clamp Voltage (to V_{SS})	V_{IC1}	-	4(m)	I_{IN} (Under Test) = -100µA V_{DD} = Open, V_{SS} = 0Vdc All Other Pins Open (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	-2.0	V
58 to 67	Input ClampVoltage (to V_{DD})	V_{IC2}	-	4(n)	V_{IN} (Under Test) = 6Vdc V_{SS} = Open, R = 30kΩ (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	3.0	-	V

NOTES: See Page 22.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
68 to 77	Input Capacitance	C_{IN}	3012	4(o)	V_{IN} (Not Under Test) = 0Vdc $V_{DD} = V_{SS} = 0$Vdc Note 5 (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	7.5	pF
78	Propagation Delay Low to High (Data)	t_{PLH1}	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc $V_{DD} = 5$Vdc, $V_{SS} = 0$Vdc Note 6 Pins D/F: 1 to 3 Pins C: 2 to 5	-	650	ns
79	Propagation Delay High to Low (Data)	t_{PHL1}	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc $V_{DD} = 5$Vdc, $V_{SS} = 0$Vdc Note 6 Pins D/F: 1 to 3 Pins C: 2 to 5	-	400	ns
80	Propagation Delay Low to High (Inhibit)	t_{PLH2}	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc $V_{DD} = 5$Vdc, $V_{SS} = 0$Vdc Note 6 Pins D/F: 10 to 3 Pins C: 15 to 5	-	450	ns
81	Propagation Delay High to Low (Inhibit)	t_{PHL2}	3003	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc $V_{DD} = 5$Vdc, $V_{SS} = 0$Vdc Note 6 Pins D/F: 10 to 3 Pins C: 15 to 5	-	250	ns

NOTES: See Page 22.

TABLE 2 - ELECTRICAL MEASUREMENTS AT ROOM TEMPERATURE - a.c. PARAMETERS (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
82	Transition Time Low to High	t_{TLH}	3004	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns
83	Transition Time High to Low	t_{THL}	3004	4(p)	V_{IN} (Under Test) = Pulse Generator V_{IN} (All Other Inputs) = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 6 (Pin D/F 3) (Pin C 5)	-	150	ns

NOTES

1. GO-NO-GO Test, each pattern of Test Table 4(a).
   $V_{OH} \geq V_{DD}$ - 0.5Vdc $V_{OL} \leq$ 0.5Vdc
2. Maximum time to output comparator strobe 300µsec.
3. Measure each value of I_{DD} for the input conditions given in Test Table 4(b).
4. Interchange of forcing and measuring function is permitted.
5. Measurement performed on a sample basis, LTPD 7 or less, with a Capacitance Bridge connected between each input under test and V_{SS}, only for Lots where LAT Level 2 is to be performed. (For LTPD sampling plan, see Annexe I of ESA/SCC 9000).
6. Measurement performed on a sample basis, LTPD 7 or less, (see Annexe I of ESA/SCC 9000).

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 3Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 9	Quiescent Current	I_{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	15	µA
10 to 19	Input Current Low Level	I_{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	-100	nA
20 to 29	Input Current High Level	I_{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	100	nA
30 to 32	Output Voltage Low Level	V_{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Note to Figure 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.05	V

NOTES: See Page 22.

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, + 125(+ 0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
33	Output Voltage High Level	V_{OH}	3006	4(f)	Gate Under Test: V_{IN} (EN/EXP) = 15Vdc V_{OUT} = Open V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	14.95	-	V
34 to 36	Output Drive Current N-Channel	I_{OL1}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	0.36	-	mA
37 to 39	Output Drive Current N-Channel	I_{OL2}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	2.4	-	mA
40	Output Drive Current P-Channel	I_{OH1}	-	4(h)	Gate Under Test: V_{IN} (EN/EXP) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-0.36	-	mA
41	Output Drive Current P-Channel	I_{OH2}	-	4(h)	Gate Under Test: V_{IN} (EN/EXP) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-2.4	-	mA

NOTES: See Page 22.

TABLE 3(a) - ELECTRICAL MEASUREMENTS AT HIGH TEMPERATURE, +125(+0-5) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
42	Input Voltage Low Level (Noise Immunity)	V_{IL1}	-	4(i)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.5	V
43	Input Voltage Low Level (Noise Immunity)	V_{IL2}	-	4(i)	Gate Under Test: V_{IL} = 4Vdc, V_{IH} = 11Vdc All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	1.5	V
44	Input Voltage High Level (Noise Immunity)	V_{IH1}	-	4(j)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	4.5	-	V
45	Input Voltage High Level (Noise Immunity)	V_{IH2}	-	4(j)	Gate Under Test: V_{IL} = 4Vdc, V_{IH} = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	13.5	-	V
46	Threshold Voltage N-Channel	V_{THN}	-	4(k)	B Input at Ground All Other Inputs: V_{IN} = 5Vdc V_{DD} = 5Vdc, I_{SS} = -10µA (Pin D/F 7) (Pin C 10)	-0.3	-3.5	V
47	Threshold Voltage P-Channel	V_{THP}	-	4(l)	B Input at Ground A Input connected to V_{DD} All Other Inputs: V_{IN} = -5Vdc V_{SS} = -5Vdc, I_{DD} = 10µA (Pin D/F 14) (Pin C 20)	0.3	3.5	V

NOTES: See Page 22.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
1	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 3Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
2	Functional Test	-	-	4(a)	Verify Truth Table without Load. V_{DD} = 15Vdc, V_{SS} = 0Vdc Notes 1 and 2	-	-	-
3 to 9	Quiescent Current	I_{DD}	3005	4(b)	V_{IL} = 0Vdc, V_{IH} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 3 (Pin D/F 14) (Pin C 20)	-	500	nA
10 to 19	Input Current Low Level	I_{IL}	3009	4(c)	V_{IN} (Under Test) = 0Vdc V_{IN} (Remaining Inputs) = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	-50	nA
20 to 29	Input Current High Level	I_{IH}	3010	4(d)	V_{IN} (Under Test) = 15Vdc V_{IN} (Remaining Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	-	50	nA
30 to 32	Output Voltage Low Level	V_{OL}	3007	4(e)	Gate Under Test: Input Conditions as per Note to Figure 4(e) V_{OUT} = Open V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.05	V

NOTES: See Page 22.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
33	Output Voltage High Level	V_{OH}	3006	4(f)	Gate Under Test: V_{IN} (EN/EXP) = 15Vdc V_{OUT} = Open V_{IN} (All Other Inputs) = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	14.95	-	V
34 to 36	Output Drive Current N-Channel	I_{OL1}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V_{OUT} = 0.4Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	0.64	-	mA
37 to 39	Output Drive Current N-Channel	I_{OL2}	-	4(g)	Gate Under Test: Input Conditions as per Note to Figure 4(g) V_{OUT} = 1.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	4.2	-	mA
40	Output Drive Current P-Channel	I_{OH1}	-	4(h)	Gate Under Test: V_{IN} (EN/EXP) = 5Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 4.6Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-0.64	-	mA
41	Output Drive Current P-Channel	I_{OH2}	-	4(h)	Gate Under Test: V_{IN} (EN/EXP) = 15Vdc V_{IN} (All Other Inputs) = 0Vdc V_{OUT} = 13.5Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc Note 4 (Pin D/F 3) (Pin C 5)	-4.2	-	mA

NOTES: See Page 22.

TABLE 3(b) - ELECTRICAL MEASUREMENTS AT LOW TEMPERATURE, -55(+5-0) °C (CONT'D)

NO.	CHARACTERISTICS	SYMBOL	TEST METHOD MIL-STD 883	TEST FIG.	TEST CONDITIONS (PINS UNDER TEST D/F = DIP AND FP C = CCP)	LIMITS		UNIT
						MIN	MAX	
42	Input Voltage Low Level (Noise Immunity)	V_{IL1}	-	4(i)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 5Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	0.5	V
43	Input Voltage Low Level (Noise Immunity)	V_{IL2}	-	4(i)	Gate Under Test: V_{IL} = 4Vdc, V_{IH} = 11Vdc All Other Gates: V_{IN} = 15Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	-	1.5	V
44	Input Voltage High Level (Noise Immunity)	V_{IH1}	-	4(j)	Gate Under Test: V_{IL} = 1.5Vdc, V_{IH} = 3.5Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 5Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	4.5	-	V
45	Input Voltage High Level (Noise Immunity)	V_{IH2}	-	4(j)	Gate Under Test: V_{IL} = 4Vdc, V_{IH} = 11Vdc All Other Gates: V_{IN} = 0Vdc V_{DD} = 15Vdc, V_{SS} = 0Vdc (Pin D/F 3) (Pin C 5)	13.5	-	V
46	Threshold Voltage N-Channel	V_{THN}	-	4(k)	B Input at Ground All Other Inputs: V_{IN} = 5Vdc V_{DD} = 5Vdc, I_{SS} = -10μA (Pin D/F 7) (Pin C 10)	-0.7	-3.5	V
47	Threshold Voltage P-Channel	V_{THP}	-	4(l)	B Input at Ground A Input connected to V_{DD} All Other Inputs: V_{IN} = -5Vdc V_{SS} = -5Vdc, I_{DD} = 10μA (Pin D/F 14) (Pin C 20)	0.7	3.5	V

NOTES: See Page 22.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS

FIGURE 4(a) - FUNCTIONAL TEST TABLE

PATTERN NO.	PIN NUMBERS											D.C. SUPPLY	
	1	2	3	5	6	8	9	10	11	12	13	7	14
0	0	0	1	0	0	0	0	0	1	0	0	0	V_{DD}
1	1	0	1	1	0	1	0	0	1	1	0		
2	0	1	1	0	1	0	1	0	1	0	1		
3	1	1	0	0	0	0	0	0	1	0	0		
4	0	0	0	0	0	0	0	0	1	1	1		
5	0	0	0	1	1	0	0	0	1	0	0		
6	0	0	0	0	0	1	1	0	1	0	0		
7	1	1	0	1	1	1	1	0	0	1	1		
8	0	0	0	1	1	1	1	0	0	1	1		
9	1	1	0	1	1	1	1	0	0	0	0		
10	0	0	0	1	1	1	1	0	0	0	0		
11	1	1	0	0	0	1	1	0	0	1	1		
12	0	0	0	0	0	1	1	0	0	1	1		
13	1	1	0	0	0	1	1	0	0	0	0		
14	0	0	0	0	0	1	1	0	0	0	0		
15	1	1	0	1	1	0	0	0	0	1	1		
16	0	0	0	1	1	0	0	0	0	1	1		
17	1	1	0	1	1	0	0	0	0	0	0		
18	0	0	0	1	1	0	0	0	0	0	0		
19	1	1	0	0	0	0	0	0	0	1	1		
20	0	0	0	0	0	0	0	0	0	1	1		
21	1	1	0	0	0	0	0	0	0	0	0		
22	0	0	0	0	0	0	0	0	0	0	0		
23	1	1	0	1	1	1	1	0	1	1	1		
24	0	0	0	1	1	1	1	0	1	1	1		
25	1	1	0	1	1	1	1	0	1	0	0		
26	0	0	0	1	1	1	1	0	1	0	0		
27	1	1	0	0	0	1	1	0	1	1	1		
28	0	0	0	0	0	1	1	0	1	1	1		
29	1	1	0	0	0	1	1	0	1	0	0		
30	1	1	0	1	1	0	0	0	1	1	1		
31	0	0	0	1	1	0	0	0	1	1	1		
32	1	1	0	1	1	0	0	0	1	0	0		
33	1	1	0	0	0	0	0	0	1	1	1		
34	0	0	0	0	0	0	0	1	1	0	0		
35	0	0	0	0	0	0	0	1	0	0	0		

NOTES

1. Figure 4(a) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(b) - QUIESCENT CURRENT TEST TABLE

PATTERN NO.	PIN NUMBERS											D.C. SUPPLY	
	INPUTS										OUTPUT		
	1	2	5	6	8	9	10	11	12	13	3	7	14
0	0	1	0	1	0	1	0	1	0	1	X	V_{SS}	V_{DD}
1	1	0	1	0	1	0	0	0	1	0	X	↓	↓
2	1	1	0	0	0	0	0	1	0	0	X		
3	0	0	1	1	0	0	0	1	0	0	X		
4	0	0	0	0	1	1	0	1	0	0	X		
5	0	0	0	0	0	0	0	1	1	1	X		
6	0	0	0	0	0	0	1	1	0	0	X		

NOTES

1. Figure 4(b) illustrates one series of test patterns. Any other pattern series must be agreed with the Qualifying Space Agency and shall be included as an Appendix.
2. Logic Level Definitions: $1 = V_{IH} = V_{DD}$, $0 = V_{IL} = V_{SS}$, X = Don't Care.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(c) - LOW LEVEL INPUT CURRENT



NOTES
1. Each input to be tested separately.

FIGURE 4(d) - HIGH LEVEL INPUT CURRENT



NOTES
1. Each input to be tested separately.

FIGURE 4(e) - LOW LEVEL OUTPUT VOLTAGE



NOTES
1. V_{OL} is tested with the following Input Conditions applied in turn:-
   (i) Input Inhibit = 0Vdc
   All Other Inputs = 15Vdc.
   (ii) All Inputs = 0Vdc.
   (iii) All Inputs = 15Vdc.

FIGURE 4(f) - HIGH LEVEL OUTPUT VOLTAGE



NOTES
1. Input EN/EXP = 15Vdc
2. V_{IN} (All Other Inputs) = 0Vdc

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(g) - LOW LEVEL OUTPUT CURRENT



NOTES

1. I_{OL} is tested with the following Input Conditions applied in turn:-
   (i) Input Inhibit = 0Vdc
   All Other Inputs = 5Vdc or 15Vdc.
   (ii) All Inputs at 0Vdc.
   (iii) All Inputs at 5Vdc or 15Vdc.

FIGURE 4(h) - HIGH LEVEL OUTPUT CURRENT



NOTES

1. Input EN/EXP = 5Vdc or 15Vdc.
2. V_{IN} (All Other Inputs) = 0Vdc.

FIGURE 4(i) - LOW LEVEL INPUT VOLTAGE



FIGURE 4(j) - HIGH LEVEL INPUT VOLTAGE



FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(k) - THRESHOLD VOLTAGE N-CHANNEL



FIGURE 4(l) - THRESHOLD VOLTAGE P-CHANNEL



FIGURE 4(m) - INPUT CLAMP VOLTAGE (TO V_{SS})



FIGURE 4(n) - INPUT CLAMP VOLTAGE (TO V_{DD})



NOTES

1. Each input to be tested separately.

NOTES

1. Each input to be tested separately.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(o) - INPUT CAPACITANCE



NOTES

1. Each input to be tested separately.
2. f = 100kHz to 1MHz.

FIGURE 4 - CIRCUITS FOR ELECTRICAL MEASUREMENTS (CONTINUED)

FIGURE 4(p) - PROPAGATION DELAY AND TRANSITION TIME



VOLTAGE WAVEFORMS



NOTES

1. Pulse Generator - V_P = 0 to V_{DD}, t_r and $t_f \leq 15$ns, f = 500kHz.

TABLE 4 - PARAMETER DRIFT VALUES

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)	UNIT
3 to 9	Quiescent Current	I_{DD}	As per Table 2	As per Table 2	±75	nA
34 to 36	Output Drive Current N-Channel	I_{OL1}	As per Table 2	As per Table 2	±15 (1)	%
40	Output Drive Current P-Channel	I_{OH1}	As per Table 2	As per Table 2	±15 (1)	%
46	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	±0.3	V
47	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	V

NOTES

1. Percentage of limit value if voltage is the measurement function.

TABLE 5(a) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+125(+0-5)	°C
2	Output - (Pin D/F 3) (Pin C 5)	V_{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	V_{IN}	Ground	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V_{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V_{SS}	Ground	Vdc

NOTES
1. Input Load = Protection Resistor = 2kΩ minimum to 47kΩ maximum.

TABLE 5(b) - CONDITIONS FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS

NO.	CHARACTERISTICS	SYMBOL	CONDITION	UNIT
1	Ambient Temperature	T_{amb}	+125(+0-5)	°C
2	Output - (Pin D/F 3) (Pin C 5)	V_{OUT}	Open	-
3	Inputs - (Pins D/F 1-2-5-6-8-9-10-11-12-13) (Pins C 2-4-7-9-12-14-15-16-17-19)	V_{IN}	V_{DD}	Vdc
4	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V_{DD}	15	Vdc
5	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V_{SS}	Ground	Vdc

NOTES
1. Input Load = Protection Resistor = 2kΩ minimum to 47kΩ maximum.

TABLE 5(c) - CONDITIONS FOR BURN-IN DYNAMIC

NO.	CHARACTERISTICS	SYMBOL	CONDITIONS	UNIT
1	Ambient Temperature	T_{amb}	+125(+0-5)	°C
2	Output - (Pin D/F 3) (Pin C 5)	V_{OUT}	$V_{DD/2}$	Vdc
3	Inputs - (Pins D/F 1-6-9-11-13) (Pins C 2-9-14-16-19)	V_{IN}	V_{DD}	Vdc
4	Inputs - (Pins D/F 2-5-8-10-12) (Pins C 4-7-12-15-17)	V_{IN}	V_{GEN}	Vac
5	Pulse Voltage	V_{GEN}	0V to V_{DD}	Vac
6	Pulse Frequency Square Wave	f	$50k \leq f < 1M$ 50% Duty Cycle	Hz
7	Positive Supply Voltage (Pin D/F 14) (Pin C 20)	V_{DD}	15	Vdc
8	Negative Supply Voltage (Pin D/F 7) (Pin C 10)	V_{SS}	Ground	Vdc

NOTES

1. Input Load = Output Load = 2kΩ minimum to 47kΩ maximum.

FIGURE 5(a) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, N-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(b) - ELECTRICAL CIRCUIT FOR BURN-IN HIGH TEMPERATURE REVERSE BIAS, P-CHANNELS



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

FIGURE 5(c) - ELECTRICAL CIRCUIT FOR BURN-IN DYNAMIC



NOTES

1. Pin numbers in parenthesis are for the chip carrier package.

4.8 ENVIRONMENTAL AND ENDURANCE TESTS (CHARTS IV AND V OF ESA/SCC GENERIC SPECIFICATION NO. 9000)

4.8.1 Electrical Measurements on Completion of Environmental Tests

The parameters to be measured on completion of environmental tests are scheduled in Table 6. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.2 Electrical Measurements at Intermediate Points during Endurance Tests

The parameters to be measured at intermediate points during endurance tests are as scheduled in Table 6 of this specification.

4.8.3 Electrical Measurements on Completion of Endurance Tests

The parameters to be measured on completion of endurance testing are as scheduled in Table 6 of this specification. Unless otherwise stated, the measurements shall be performed at $T_{amb} = +22 \pm 3$ °C.

4.8.4 Conditions for Operating Life Test

The requirements for operating life testing are specified in Section 9 of ESA/SCC Generic Specification No. 9000. The conditions for operating life testing shall be as specified in Table 5(c) of this specification.

4.8.5 Electrical Circuits for Operating Life Tests

Circuits for use in performing the operating life test are shown in Figure 5(c) of this specification.

4.8.6 Conditions for High Temperature Storage Test

The requirements for the high temperature storage test are specified in ESA/SCC Generic Specification No. 9000. The temperature to be applied shall be the maximum storage temperature specified in Table 1(b) of this specification.

TABLE 6 - ELECTRICAL MEASUREMENTS ON COMPLETION OF ENVIRONMENTAL TESTS AND AT INTERMEDIATE POINTS AND ON COMPLETION OF ENDURANCE TESTING

NO.	CHARACTERISTICS	SYMBOL	SPEC. AND/OR TEST METHOD	TEST CONDITIONS	CHANGE LIMITS (Δ)			UNIT
						MIN	MAX	
1	Functional Test	-	As per Table 2	As per Table 2	-	-	-	-
3 to 9	Quiescent Current	I_{DD}	As per Table 2	As per Table 2	±75	-	-	nA
10 to 19	Input Current Low Level	I_{IL}	As per Table 2	As per Table 2	-	-	-50	nA
20 to 29	Input Current High Level	I_{IH}	As per Table 2	As per Table 2	-	-	50	nA
30 to 32	Output Voltage Low Level	V_{OL}	As per Table 2	As per Table 2	-	-	0.05	V
33	Output Voltage High Level	V_{OH}	As per Table 2	As per Table 2	-	14.95	-	V
34 to 36	Output Drive Current N-Channel	I_{OL1}	As per Table 2	As per Table 2	±15 (1)	-	-	%
37 to 39	Output Drive Current N-Channel	I_{OL2}	As per Table 2	As per Table 2	±15 (1)	-	-	%
40	Output Drive Current P-Channel	I_{OH1}	As per Table 2	As per Table 2	±15 (1)	-	-	%
41	Output Drive Current P-Channel	I_{OH2}	As per Table 2	As per Table 2	±15 (1)	-	-	%
42	Input Voltage Low Level (Noise Immunity)	V_{IL1}	As per Table 2	As per Table 2	-	-	0.5	V
44	Input Voltage High Level (Noise Immunity)	V_{IH1}	As per Table 2	As per Table 2	-	4.5	-	V
46	Threshold Voltage N-Channel	V_{THN}	As per Table 2	As per Table 2	±0.3	-	-	V
47	Threshold Voltage P-Channel	V_{THP}	As per Table 2	As per Table 2	±0.3	-	-	V

NOTES

1. Percentage of limit value if voltage is the measurement function.

APPENDIX 'A'

AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATION
Para. 4.2.3	Para. 9.23, High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used. Para. 9.24, Power Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.4	Para. 9.21.1, Operating Life during Qualification Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.
Para. 4.2.5	Para. 9.21.2, Operating Life during Lot Acceptance Testing: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.