



Pages 1 to 30

**INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS**

**4 X 4 MULTIPORT REGISTER WITH**

**3-STATE OUTPUTS**

**BASED ON TYPE 40208B**

**ESCC Detail Specification No. 9301/009**

Issue 3	August 2009
---------	-------------



Document Custodian: European Space Agency - see <https://escies.org>

### **LEGAL DISCLAIMER AND COPYRIGHT**

European Space Agency, Copyright © 2009. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

**DOCUMENTATION CHANGE NOTICE**

(Refer to <https://escies.org> for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
255, 447, 485	Specification up issued to incorporate editorial and technical changes per DCRs

**TABLE OF CONTENTS**

<b>1.</b>	<b><u>GENERAL</u></b>	<b><u>5</u></b>
1.1	Scope	5
1.2	Applicable Documents	5
1.3	Terms, Definitions, Abbreviations, Symbols and Units	5
1.4	The ESCC Component Number and Component Type Variants	5
1.4.1	The ESCC Component Number	5
1.4.2	Component Type Variants	5
1.5	Maximum Ratings	6
1.6	Handling Precautions	6
1.7	Physical Dimensions and Terminal Identification	6
1.7.1	Flat Package (FP) - 24 Pin	7
1.7.2	Dual-in-line Package (DIP) - 24 Pin	8
1.7.3	Chip Carrier Package (CCP) - 28 Terminal	9
1.7.4	Small Outline Ceramic Package (SO) - 24 Pin	10
1.7.5	Notes to Physical Dimensions and Terminal Identification	11
1.8	Functional Diagram	11
1.9	Pin Assignment	12
1.10	Truth Table	12
1.11	Input Protection Network	13
<b>2.</b>	<b><u>REQUIREMENTS</u></b>	<b><u>13</u></b>
2.1	General	13
2.1.1	Deviations from the Generic Specification	14
2.2	Marking	14
2.3	Electrical Measurements at Room, High and Low Temperatures	14
2.3.1	Room Temperature Electrical Measurements	14
2.3.2	High and Low Temperatures Electrical Measurements	17
2.3.3	Notes to Electrical Measurement Tables	19
2.4	Parameter Drift Values	25
2.5	Intermediate and End-Point Electrical Measurements	26
2.6	High Temperature Reverse Bias Burn-in Conditions	27
2.6.1	N-Channel HTRB	27
2.6.2	P-Channel HTRB	28
2.7	Power Burn-in Conditions	28
2.8	Operating Life Conditions	29
APPENDIX 'A'		30

## 1. GENERAL

### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 9000
- (b) MIL-STD-883, Test Methods and Procedures for Microelectronics

### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 930100901

- Detail Specification Reference: 9301009
- Component Type Variant Number: 01 (as required)

#### 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Terminal Material and /or Finish	Weight max g
01	40208B	FP	G2	1.7
02	40208B	FP	G4	1.7
03	40208B	DIP	G2	5.2
04	40208B	DIP	G4	5.2
07	40208B	CCP	2	0.9
08	40208B	SO	G2	1.1
09	40208B	SO	G4	1.1

The terminal material and/or finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Units	Remarks
Supply Voltage	$V_{DD}$	-0.5 to 18	V	Note 1
Input Voltage	$V_{IN}$	-0.5 to $V_{DD} + 0.5$	V	Note 1 Power on
Input Current	$I_{IN}$	$\pm 10$	mA	-
Device Power Dissipation (Continuous)	$P_D$	200	mW	-
Power Dissipation per Output	$P_{DSO}$	100	mW	-
Operating Temperature Range	$T_{op}$	-55 to +125	$^{\circ}C$	$T_{amb}$
Storage Temperature Range	$T_{stg}$	-65 to +150	$^{\circ}C$	-
Soldering Temperature For FP, DIP and SO For CCP	$T_{sol}$	+265 +245	$^{\circ}C$	Note 2 Note 3

**NOTES:**

1. Device is functional for  $3V \leq V_{DD} \leq 15V$ .
2. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same terminal shall not be resoldered until 3 minutes have elapsed.
3. Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have elapsed.

1.6 HANDLING PRECAUTIONS


These devices are susceptible to damage by electrostatic discharge. Therefore, suitable precautions shall be employed for protection during all phases of manufacture, testing, packaging, shipment and any handling.

These components are categorised as Class 1 per ESCC Basic Specification No. 23800 with a minimum Critical Path Failure Voltage of 400 Volts.

1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION


Consolidated Notes are given following the case drawings and dimensions.

1.7.1 Flat Package (FP) - 24 Pin



Symbols	Dimensions mm		Notes
	Min	Max	
A	10.7	11.3	
B	15.3	15.7	
C	1.45	1.9	
D	0.23	0.3	5
E	13.84	14.1	
F	1.22	1.32	3, 6
G	0.45	0.55	5
H	7.25	8.25	5
L	25	28	
M	0.45	0.55	
N	7 TYPICAL		

1.7.2 Dual-in-line Package (DIP) - 24 Pin




NOTE 1

Symbols	Dimensions mm		Notes
	Min	Max	
A	1.931	2.387	
a1	1.016	1.524	2
a2	0.274	0.34	
B	1.274 TYPICAL		5
b1	0.407	0.507	5
b2	0.229	0.304	5
C	2.205	2.727	
D	30.176	30.784	
E	14.986	15.494	
e	2.413	2.667	4, 6
e3	27.813	28.067	
F	14.859	15.367	
L	3	3.8	
K	12.6	13	
k1	12.6	13	




1.7.3 Chip Carrier Package (CCP) - 28 Terminal



Symbols	Dimensions mm		Notes
	Min	Max	
A	1.14	1.95	
A1	1.63	2.36	
B	0.55	0.72	5
C	1.06	1.47	5
C1	1.91	2.41	
D	11.23	11.63	
D1	9.4	9.78	
d, d1	1.27 BSC		3
d2	10.16 BSC		
E	11.23	11.63	
E1	9.4	9.78	

Symbols	Dimensions mm		Notes
	Min	Max	
e, e1	1.27 BSC		3
e2	7.62 BSC		
f, g	-	0.76	
h, h1	1.01 TYPICAL		8
j, j1	0.51 TYPICAL		7

1.7.4 Small Outline Ceramic Package (SO) - 24 Pin



Symbols	Dimensions mm		Notes
	Min	Max	
A	7.3	7.6	
B	15.2	15.6	
C	1.58	1.88	


Symbols	Dimensions mm		Notes
	Min	Max	
D	0.17	0.23	5
E	13.82	14.12	
F	1.27 BSC		3, 6
G	0.37	0.47	5
H	0.6	0.9	5
K	9 TYPICAL		
L	10	10.65	
M	0.55 TYPICAL		
N	4.7 TYPICAL		

1.7.5 Notes to Physical Dimensions and Terminal Identification

1. Index area; a notch or a dot shall be located adjacent to Pin 1 and shall be within the shaded area shown. For chip carrier packages, the index shall be as shown.
2. The dimension shall be measured from the seating plane to the base plane.
3. The true position pin spacing is 1.27mm between centrelines. Each pin centreline shall be located within  $\pm 0.13\text{mm}$  of its true longitudinal position relative to Pin 1 and the highest pin number.
4. The true position pin spacing is 2.54mm between centrelines. Each pin centreline shall be located within  $\pm 0.25\text{mm}$  of its true longitudinal position relative to Pin 1 and the highest pin number.
5. All terminals.
6. 22 spaces.
7. Index corner only - 2 dimensions.
8. 3 non-index corners - 6 dimensions.

1.8 FUNCTIONAL DIAGRAM

Pin numbers relate to FP, DIP and SO packages only



1.9 PIN ASSIGNMENT


Pin	Function		Pin	Function	
	FP, DIP and SO	CCP		FP, DIP and SO	CCP
1	Q3B Output	Q3B Output	15	WEN Input (Write Enable)	R0A Input (Read Address)
2	Q2B Output	Q2B Output	16	CLK Input (Clock)	R1A Input (Read Address)
3	ENA Input (3-State Output Enable, Word A)	ENA Input (3-State Output Enable, Word A)	17	D3 Input (Data)	WEN Input (Write Enable)
4	Q0A Output	-	18	D2 Input (Data)	-
5	Q1A Output	Q0A Output	19	D1 Input (Data)	CLK Input (Clock)
6	Q2A Output	Q1A Output	20	D0 Input (Data)	D3 Input (Data)
7	Q3A Output	Q2A Output	21	ENB Input (3-State Output Enable, Word B)	D2 Input (Data)
8	W0 Input (Write Address)	Q3A Output	22	Q0B Output	D1 Input (Data)
9	W1 Input (Write Address)	W0 Input (Write Address)	23	Q1B Output	D0 Input (Data)
10	R0B Input (Read Address)	W1 Input (Write Address)	24	V <sub>DD</sub>	ENB Input (3-State Output Enable, Word B)
11	R1B Input (Read Address)	-	25	-	-
12	V <sub>SS</sub>	R0B Input (Read Address)	26	-	Q0B Output
13	R0A Input (Read Address)	R1B Input (Read Address)	27	-	Q1B Output
14	R1A Input (Read Address)	V <sub>SS</sub>	28	-	V <sub>DD</sub>

1.10 TRUTH TABLE

1. Logic Level Definitions: L = Low Level, H = High Level, X = Irrelevant, Z = High Impedance.
2. ↑ = Transition, Low to High; ↓ = Transition, High to Low.
3. S1 and S2 refer to input states of either High or Low.

INPUTS											OUTPUTS	
CLK	WEN	W1	W0	R1A	R0A	R1B	R0B	ENA	ENB	Dn	QnA	QnB
↑	H	S1	S2	S1	S2	S1	S2	H	H	H	H	H
↑	H	S1	S2	S1	S2	S1	S2	H	H	L	L	L
X	X	X	X	X	X	X	X	L	L	X	Z	Z
↑	H	L	L	L	H	H	L	H	H	Dn to Word 0	Word 1 out	Word 2 out
↑	L	L	L	L	H	H	L	H	H	Word 0 not altered	Word 1 out	Word 2 out
X	X	X	X	H	L	L	H	H	H	X	Word 2 out	Word 1 out
↓	X	X	X	X	X	X	X	H	H	X	No Change	No Change

1.11 INPUT PROTECTION NETWORK



2. REQUIREMENTS

2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

2.1.1 Deviations from the Generic Specification

None.

2.2 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) Terminal identification.
- (b) The ESCC qualified components symbol (for ESCC qualified components only).
- (c) The ESCC Component Number.
- (d) Traceability information.

2.3 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated Notes are given after the tables.

2.3.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb}=+22 \pm 3^{\circ}C$ .

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load $V_{IL}=0V, V_{IH}=3V$ $V_{DD}=3V, V_{SS}=0V$ Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table without Load $V_{IL}=0V, V_{IH}=15V$ $V_{DD}=15V, V_{SS}=0V$ Note 2	-	-	-
Quiescent Current	$I_{DD}$	3005	$V_{IL}=0V, V_{IH}=15V$ $V_{DD}=15V, V_{SS}=0V$ Note 3	-	1	$\mu A$
Low Level Input Current	$I_{IL}$	3009	$V_{IN}$ (Under Test)=0V $V_{DD}=15V, V_{SS}=0V$	-	-50	nA
High Level Input Current	$I_{IH}$	3010	$V_{IN}$ (Under Test)=15V $V_{DD}=15V, V_{SS}=0V$	-	50	nA
Low Level Output Voltage 1	$V_{OL1}$	3007	$V_{IL}=0V, V_{IH}=15V,$ $I_{OL}=0A$ $V_{DD}=15V, V_{SS}=0V$	-	50	mV
Low Level Output Voltage 2 (Noise Immunity)	$V_{OL2}$	3007	$V_{IL}=1.5V, V_{IH}=3.5V,$ $I_{OL}=0A$ $V_{DD}=5V, V_{SS}=0V$	-	500	mV

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Low Level Output Voltage 3 (Noise Immunity)	$V_{OL3}$	3007	$V_{IL}=4V, V_{IH}=11V,$ $I_{OL}=0A$ $V_{DD}=15V, V_{SS}=0V$	-	1.5	V
High Level Output Voltage 1	$V_{OH1}$	3006	$V_{IL}=0V, V_{IH}=15V,$ $I_{OH}=0A$ $V_{DD}=15V, V_{SS}=0V$	14.95	-	V
High Level Output Voltage 2 (Noise Immunity)	$V_{OH2}$	3006	$V_{IL}=1.5V, V_{IH}=3.5V,$ $I_{OH}=0A$ $V_{DD}=5V, V_{SS}=0V$	4.5	-	V
High Level Output Voltage 3 (Noise Immunity)	$V_{OH3}$	3006	$V_{IL}=4V, V_{IH}=11V,$ $I_{OH}=0A$ $V_{DD}=15V, V_{SS}=0V$	13.5	-	V
Low Level Output Current 1	$I_{OL1}$	-	$V_{IL}=0V, V_{IH}=5V,$ $V_{OL}=0.4V$ $V_{DD}=5V, V_{SS}=0V$ Note 4	510	-	$\mu A$
Low Level Output Current 2	$I_{OL2}$	-	$V_{IL}=0V, V_{IH}=15V,$ $V_{OL}=1.5V$ $V_{DD}=15V, V_{SS}=0V$ Note 4	3.4	-	mA
High Level Output Current 1	$I_{OH1}$	-	$V_{IL}=0V, V_{IH}=5V,$ $V_{OH}=4.6V$ $V_{DD}=5V, V_{SS}=0V$ Note 4	-510	-	$\mu A$
High Level Output Current 2	$I_{OH2}$	-	$V_{IL}=0V, V_{IH}=15V,$ $V_{OH}=13.5V$ $V_{DD}=15V, V_{SS}=0V$ Note 4	-3.4	-	mA
Threshold Voltage N-Channel	$V_{THN}$	-	CLK Input at Ground All Other Inputs: $V_{IN}=5V$ $V_{DD}=5V, I_{SS}=-10\mu A$	-0.7	-3	V
Threshold Voltage P-Channel	$V_{THP}$	-	CLK Input at Ground All Other Inputs: $V_{IN}=-5V$ $V_{SS}=-5V, I_{DD}=10\mu A$	0.7	3	V
Output Leakage Current Third State, Low Level Applied	$I_{OZL}$	3020	$V_{IL}=0V$ $V_{IH}=15V$ $V_{OL}=0V$ $V_{DD}=15V, V_{SS}=0V$	-	-400	nA
Output Leakage Current Third State, High Level Applied	$I_{OZH}$	3021	$V_{IL}=0V$ $V_{IH}=15V$ $V_{OH}=15V$ $V_{DD}=15V, V_{SS}=0V$	-	400	nA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Input Clamp Voltage 1, to $V_{SS}$	$V_{IC1}$	-	$I_{IN}$ (Under Test)=-100 $\mu$ A $V_{DD}$ =Open, $V_{SS}$ =0V All Other Pins Open	-	-2	V
Input Clamp Voltage 2, to $V_{DD}$	$V_{IC2}$	-	$I_{IN}$ (Under Test)=6V R=30k $\Omega$ , $V_{SS}$ =Open All Other Pins Open Note 5	3	-	V
Input Capacitance	$C_{IN}$	3012	$V_{IN}$ (Not Under Test)=0V $V_{DD}$ = $V_{SS}$ =0V f = 100 kHz to 1 MHz Note 6	-	7.5	pF
Propagation Delay Low to High, CLK to Q3B	$t_{PLH}$	3003	$V_{IN}$ (Under Test)=Pulse Generator $V_{IN}$ (Remaining Inputs)=Truth Table $V_{IL}$ =0V, $V_{IH}$ =5V, $V_{DD}$ =5V, $V_{SS}$ =0V Note 7	-	670	ns
Propagation Delay High to Low, CLK to Q3B	$t_{PHL}$	3003	$V_{IN}$ (Under Test)=Pulse Generator $V_{IN}$ (Remaining Inputs)=Truth Table $V_{IL}$ =0V, $V_{IH}$ =5V, $V_{DD}$ =5V, $V_{SS}$ =0V Note 7	-	670	ns
Output Enable Time High Impedance to Low Output, ENB to Q2B	$t_{PZL}$	3003	$V_{IN}$ (Under Test)=Pulse Generator $V_{IN}$ (Remaining Inputs)=Truth Table $V_{IL}$ =0V, $V_{IH}$ =5V, $V_{DD}$ =5V, $V_{SS}$ =0V Note 7	-	210	ns
Output Disable Time Low Output to High Impedance, ENB to Q2B	$t_{PLZ}$	3003	$V_{IN}$ (Under Test)=Pulse Generator $V_{IN}$ (Remaining Inputs)=Truth Table $V_{IL}$ =0V, $V_{IH}$ =5V, $V_{DD}$ =5V, $V_{SS}$ =0V Note 7	-	210	ns
Output Enable Time High Impedance to High Output, ENB to Q2B	$t_{PZH}$	3003	$V_{IN}$ (Under Test)=Pulse Generator $V_{IN}$ (Remaining Inputs)=Truth Table $V_{IL}$ =0V, $V_{IH}$ =5V, $V_{DD}$ =5V, $V_{SS}$ =0V Note 7	-	150	ns



Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Output Disable Time High Output to High Impedance, ENB to Q2B	t <sub>PHZ</sub>	3003	V <sub>IN</sub> (Under Test)=Pulse Generator V <sub>IN</sub> (Remaining Inputs)=Truth Table V <sub>IL</sub> =0V, V <sub>IH</sub> =5V, V <sub>DD</sub> =5V, V <sub>SS</sub> =0V Note 7	-	150	ns
Transition Time Low to High, Q3B	t <sub>TLH</sub>	3004	V <sub>IN</sub> (Under Test)=Pulse Generator V <sub>IN</sub> (Remaining Inputs)=Truth Table V <sub>IL</sub> =0V, V <sub>IH</sub> =5V, V <sub>DD</sub> =5V, V <sub>SS</sub> =0V Note 7	-	150	ns
Transition Time High to Low, Q3B	t <sub>THL</sub>	3004	V <sub>IN</sub> (Under Test)=Pulse Generator V <sub>IN</sub> (Remaining Inputs)=Truth Table V <sub>IL</sub> =0V, V <sub>IH</sub> =5V, V <sub>DD</sub> =5V, V <sub>SS</sub> =0V Note 7	-	150	ns
Maximum Clock Frequency	f <sub>CLK</sub>	-	V <sub>IN</sub> (CLK)=Pulse Generator V <sub>IN</sub> (Remaining Inputs)=Truth Table V <sub>IL</sub> =0V, V <sub>IH</sub> =5V, V <sub>DD</sub> =5V, V <sub>SS</sub> =0V, Notes 8, 9	1.5	-	MHz

2.3.2 High and Low Temperatures Electrical Measurements

The measurements shall be performed at T<sub>amb</sub>=+125 (+0 -5) °C and T<sub>amb</sub>=- 55(+5-0)°C.

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Functional Test 1	-	3014	Verify Truth Table without Load V <sub>IL</sub> =0V, V <sub>IH</sub> =3V V <sub>DD</sub> =3V, V <sub>SS</sub> =0V Note 2	-	-	-
Functional Test 2	-	3014	Verify Truth Table without Load V <sub>IL</sub> =0V, V <sub>IH</sub> =15V V <sub>DD</sub> =15V, V <sub>SS</sub> =0V Note 2	-	-	-

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
Quiescent Current	$I_{DD}$	3005	$V_{IL}=0V, V_{IH}=15V$ $V_{DD}=15V, V_{SS}=0V$ Note 3 $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	- -	30 1	$\mu A$
Low Level Input Current	$I_{IL}$	3009	$V_{IN}$ (Under Test)=0V $V_{DD}=15V, V_{SS}=0V$ $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	- -	-100 -50	nA
High Level Input Current	$I_{IH}$	3010	$V_{IN}$ (Under Test)=15V $V_{DD}=15V, V_{SS}=0V$ $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	- -	100 50	nA
Low Level Output Voltage 1	$V_{OL1}$	3007	$V_{IL}=0V, V_{IH}=15V,$ $I_{OL}=0A$ $V_{DD}=15V, V_{SS}=0V$	-	50	mV
Low Level Output Voltage 2 (Noise Immunity)	$V_{OL2}$	3007	$V_{IL}=1.5V, V_{IH}=3.5V,$ $I_{OL}=0A$ $V_{DD}=5V, V_{SS}=0V$	-	500	mV
Low Level Output Voltage 3 (Noise Immunity)	$V_{OL3}$	3007	$V_{IL}=4V, V_{IH}=11V,$ $I_{OL}=0A$ $V_{DD}=15V, V_{SS}=0V$	-	1.5	V
High Level Output Voltage 1	$V_{OH1}$	3006	$V_{IL}=0V, V_{IH}=15V,$ $I_{OH}=0A$ $V_{DD}=15V, V_{SS}=0V$	14.95	-	V
High Level Output Voltage 2 (Noise Immunity)	$V_{OH2}$	3006	$V_{IL}=1.5V, V_{IH}=3.5V,$ $I_{OH}=0A$ $V_{DD}=5V, V_{SS}=0V$	4.5	-	V
High Level Output Voltage 3 (Noise Immunity)	$V_{OH3}$	3006	$V_{IL}=4V, V_{IH}=11V,$ $I_{OH}=0A$ $V_{DD}=15V, V_{SS}=0V$	13.5	-	V
Low Level Output Current 1	$I_{OL1}$	-	$V_{IL}=0V, V_{IH}=5V,$ $V_{OL}=0.4V$ $V_{DD}=5V, V_{SS}=0V$ Note 4 $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	360 640	- -	$\mu A$
Low Level Output Current 2	$I_{OL2}$	-	$V_{IL}=0V, V_{IH}=15V,$ $V_{OL}=1.5V$ $V_{DD}=15V, V_{SS}=0V$ Note 4 $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	2.4 4.2	- -	mA

Characteristics	Symbols	MIL-STD-883 Test Method	Test Conditions Note 1	Limits		Units
				Min	Max	
High Level Output Current 1	$I_{OH1}$	-	$V_{IL}=0V, V_{IH}=5V,$ $V_{OH}=4.6V$ $V_{DD}=5V, V_{SS}=0V$ Note 4 $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	-360 -640	- -	$\mu A$
High Level Output Current 2	$I_{OH2}$	-	$V_{IL}=0V, V_{IH}=15V,$ $V_{OH}=13.5V$ $V_{DD}=15V, V_{SS}=0V$ Note 4 $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	-2.4 -4.2	- -	mA
Threshold Voltage N-Channel	$V_{THN}$	-	CLK Input at Ground All Other Inputs: $V_{IN}=5V$ $V_{DD}=5V, I_{SS}=-10\mu A$ $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	-0.3 -0.7	-3.5 -3.5	V
Threshold Voltage P-Channel	$V_{THP}$	-	CLK Input at Ground All Other Inputs: $V_{IN}=-5V$ $V_{SS}=-5V, I_{DD}=10\mu A$ $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	0.3 0.7	3.5 3.5	V
Output Leakage Current Third State, Low Level Applied	$I_{OZL}$	3020	$V_{IL}=0V$ $V_{IH}=15V$ $V_{OL}=0V$ $V_{DD}=15V, V_{SS}=0V$ $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	- -	-12 -0.4	$\mu A$
Output Leakage Current Third State, High Level Applied	$I_{OZH}$	3021	$V_{IL}=0V$ $V_{IH}=15V$ $V_{OH}=15V$ $V_{DD}=15V, V_{SS}=0V$ $T_{amb}=+125^{\circ}C$ $T_{amb}=-55^{\circ}C$	- -	12 0.4	$\mu A$

2.3.3

Notes to Electrical Measurement Tables

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic, inputs not under test shall be  $V_{IN} = V_{SS}$  or  $V_{DD}$  and outputs not under test shall be open.
2. Functional tests shall be performed to verify Truth Table with  $V_{OH} \geq V_{DD} - 0.5V, V_{OL} \leq 0.5V$ . The maximum time to output comparator strobe = 300 $\mu s$ .
3. Quiescent Current shall be tested using the following input conditions where 1 =  $V_{IH}$  and 0 =  $V_{IL}$  :


I <sub>DD</sub> Test	Input Pattern No.	Input Conditions													
		ENA	W0	W1	R0B	R1B	R0A	R1A	WEN	CLK	D3	D2	D1	D0	ENB
	0	1	0	0	0	0	0	0	1	0	0	0	0	0	1
(a)	1	1	0	0	0	0	0	0	1	1	0	0	0	0	1
	2	1	1	0	0	0	0	0	1	0	0	0	0	0	1
	3	1	1	0	0	0	0	0	1	1	0	0	0	0	1
(b)	4	1	0	1	0	0	0	0	1	0	0	0	0	0	1
	5	1	0	1	0	0	0	0	1	1	0	0	0	0	1
	6	1	1	1	0	0	0	0	1	0	0	0	0	0	1
	7	1	1	1	0	0	0	0	1	1	0	0	0	0	1
	8	1	0	0	0	0	0	0	1	0	0	0	0	0	1
	9	1	1	0	1	1	0	0	0	0	1	1	1	1	1
(c)	10	1	1	0	0	1	1	0	0	1	1	1	1	1	1
(d)	11	1	1	1	1	0	0	1	0	0	0	0	0	1	1
	12	1	1	1	0	0	1	1	0	1	0	0	0	1	1
	12a	1	1	1	0	0	1	1	0	0	0	0	0	1	1
	13	1	0	0	0	0	0	0	1	0	0	0	0	1	1
(e)	14	1	0	0	0	0	0	0	1	1	0	0	0	1	1
	15	1	0	0	1	0	1	0	1	0	0	0	0	1	1
	16	1	0	0	0	1	0	1	1	0	0	0	1	1	1
	17	1	0	0	1	1	1	1	1	0	0	0	1	1	1
	18	1	0	0	1	0	0	0	1	1	0	0	1	1	1
	19	1	0	0	0	1	1	0	1	0	0	0	1	1	1
	20	1	0	0	1	1	0	1	1	0	0	1	1	1	1
(f)	21	1	0	0	0	0	1	1	1	0	0	1	1	1	1
	22	1	0	0	0	1	1	0	1	1	0	1	1	1	1
(g)	23	1	0	0	1	1	0	1	1	0	0	1	1	1	1
	24	1	0	0	0	0	1	1	1	0	1	1	1	1	1
	25	1	0	0	1	0	0	0	1	0	1	1	1	1	1
(h)	26	1	0	0	1	1	0	1	1	1	1	1	1	1	1
	27	1	0	0	0	0	1	1	1	0	1	1	1	1	1
(i)	28	1	0	0	1	0	0	0	1	0	0	0	0	1	1
	29	1	1	0	0	1	1	0	1	0	0	0	0	1	1
(j)	30	1	1	0	0	0	0	0	1	1	0	0	0	1	1
	31	1	1	0	1	0	1	0	1	0	0	0	0	1	1
	32	1	1	0	0	1	0	1	1	0	0	0	1	1	1
	33	1	1	0	1	1	1	1	1	0	0	0	1	1	1
	34	1	1	0	0	0	0	0	1	1	0	0	1	1	1
(k)	35	1	1	0	1	0	1	0	1	0	0	0	1	1	1
	36	1	1	0	0	1	0	1	1	0	0	1	1	1	1
	37	1	1	0	1	1	1	1	1	0	0	1	1	1	1
	38	1	1	0	0	0	0	0	1	1	0	1	1	1	1
(l)	39	1	1	0	1	0	1	0	1	0	0	1	1	1	1
	40	1	1	0	0	1	0	1	1	0	1	1	1	1	1
	41	1	1	0	1	1	1	1	1	0	1	1	1	1	1

I <sub>DD</sub> Test	Input Pattern No.	Input Conditions													
		ENA	W0	W1	R0B	R1B	R0A	R1A	WEN	CLK	D3	D2	D1	D0	ENB
	42	1	1	0	0	0	0	0	1	1	1	1	1	1	1
	43	1	1	0	1	0	1	0	1	0	1	1	1	1	1
	44	1	1	0	0	1	0	1	1	0	0	0	0	1	1
(m)	45	1	0	1	1	1	1	1	1	0	0	0	0	1	1
(n)	46	1	0	1	0	0	0	0	1	1	0	0	0	1	1
	47	1	0	1	1	0	1	0	1	0	0	0	0	1	1
	48	1	0	1	0	1	0	1	1	0	0	0	1	1	1
	49	1	0	1	1	1	1	1	1	0	0	0	1	1	1
	50	1	0	1	0	0	0	0	1	1	0	0	1	1	1
(o)	51	1	0	1	1	0	1	0	1	0	0	0	1	1	1
	52	1	0	1	0	1	0	1	1	0	0	1	1	1	1
	53	1	0	1	1	1	1	1	1	0	0	1	1	1	1
	54	1	0	1	0	0	0	0	1	1	0	1	1	1	1
	55	1	0	1	1	0	1	0	1	0	0	1	1	1	1
(p)	56	1	0	1	0	1	0	1	1	0	1	1	1	1	1
	57	1	0	1	1	1	1	1	1	0	1	1	1	1	1
	58	1	0	1	0	0	0	0	1	1	1	1	1	1	1
	59	1	0	1	1	0	1	0	1	0	1	1	1	1	1
	60	1	0	1	0	1	0	1	1	0	0	0	0	1	1
(q)	61	1	1	1	1	1	1	1	1	0	0	0	0	1	1
	62	1	1	1	0	0	0	0	1	1	0	0	0	1	1
	63	1	1	1	1	0	1	0	1	0	0	0	0	1	1
	64	1	1	1	0	1	0	1	1	0	0	0	1	1	1
(r)	65	1	1	1	1	1	1	1	1	0	0	0	1	1	1
	66	1	1	1	0	0	0	0	1	1	0	0	1	1	1
	67	1	1	1	1	0	1	0	1	0	0	0	1	1	1
(s)	68	1	1	1	0	1	0	1	1	0	0	1	1	1	1
	69	1	1	1	1	1	1	1	1	0	0	1	1	1	1
	70	1	1	1	0	0	0	0	1	1	0	1	1	1	1
(t)	71	1	1	1	1	0	1	0	1	0	0	1	1	1	1
	72	1	1	1	0	1	0	1	1	0	1	1	1	1	1
	73	1	1	1	1	1	1	1	1	0	1	1	1	1	1
(u)	74	1	1	1	0	0	0	0	1	1	1	1	1	1	1
	75	1	1	1	1	0	1	0	1	0	1	1	1	1	1

I <sub>DD</sub> Test	Input Pattern No.	Input Conditions													
		ENA	W0	W1	R0B	R1B	R0A	R1A	WEN	CLK	D3	D2	D1	D0	ENB
	76	1	1	1	0	1	0	1	1	0	0	1	1	1	1
	77	1	1	1	1	1	1	1	1	0	0	1	1	1	1
	78	1	1	1	0	0	0	0	1	1	0	1	1	1	1
	79	1	1	1	1	0	1	0	1	0	0	1	1	1	1
	80	1	1	1	0	1	0	1	1	0	0	0	1	1	1
	81	1	1	1	1	1	1	1	1	0	0	0	1	1	1
	82	1	1	1	0	0	0	0	1	1	0	0	1	1	1
	83	1	1	1	1	0	1	0	1	0	0	0	1	1	1
	84	1	1	1	0	1	0	1	1	0	0	0	0	1	1
	85	1	1	1	1	1	1	1	1	0	0	0	0	1	1
	86	1	1	1	0	0	0	0	1	1	0	0	0	1	1
	87	1	1	1	1	0	1	0	1	0	0	0	0	1	1
	88	1	1	1	0	1	0	1	1	0	0	0	0	0	1
	89	1	1	1	1	1	1	1	1	0	0	0	0	0	1
	90	1	1	1	0	0	0	0	1	1	0	0	0	0	1
	91	1	1	1	1	0	1	0	1	0	0	0	0	0	1
	92	1	1	1	0	1	0	1	1	0	1	1	1	0	1
	93	1	0	1	1	1	1	1	1	0	1	1	1	0	1
	94	1	0	1	0	0	0	0	1	1	1	1	1	0	1
	95	1	0	1	1	0	1	0	1	0	1	1	1	0	1
	96	1	0	1	0	1	0	1	1	0	1	1	0	0	1
	97	1	0	1	1	1	1	1	1	0	1	1	0	0	1
	98	1	0	1	0	0	0	0	1	1	1	1	0	0	1
	99	1	0	1	1	0	1	0	1	0	1	1	0	0	1
	100	1	0	1	0	1	0	1	1	0	1	0	0	0	1
	101	1	0	1	1	1	1	1	1	0	1	0	0	0	1
	102	1	0	1	0	0	0	0	1	1	1	0	0	0	1
	103	1	0	1	1	0	1	0	1	0	1	0	0	0	1
	104	1	0	1	0	1	0	1	1	0	0	0	0	0	1
	105	1	0	1	1	1	1	1	1	0	0	0	0	0	1
	106	1	0	1	0	0	0	0	1	1	0	0	0	0	1
	107	1	0	1	1	0	1	0	1	0	0	0	0	0	1

I <sub>DD</sub> Test	Input Pattern No.	Input Conditions													
		ENA	W0	W1	R0B	R1B	R0A	R1A	WEN	CLK	D3	D2	D1	D0	ENB
	108	1	0	1	0	1	0	1	1	0	0	1	1	1	1
	109	1	1	0	1	1	1	1	1	0	0	1	1	1	1
	110	1	1	0	0	0	0	0	1	1	0	1	1	1	1
	111	1	1	0	1	0	1	0	1	0	0	1	1	1	1
	112	1	1	0	0	1	0	1	1	0	0	0	1	1	1
	113	1	1	0	1	1	1	1	1	0	0	0	1	1	1
	114	1	1	0	0	0	0	0	1	1	0	0	1	1	1
	115	1	1	0	1	0	1	0	1	0	0	0	1	1	1
	116	1	1	0	0	1	0	1	1	0	0	0	0	1	1
	117	1	1	0	1	1	1	1	1	0	0	0	0	1	1
	118	1	1	0	0	0	0	0	1	1	0	0	0	1	1
	119	1	1	0	1	0	1	0	1	0	0	0	0	1	1
	120	1	1	0	0	1	0	1	1	0	0	0	0	0	1
	121	1	1	0	1	1	1	1	1	0	0	0	0	0	1
	122	1	1	0	0	0	0	0	1	1	0	0	0	0	1
	123	1	1	0	1	0	1	0	1	0	0	0	0	0	1
	124	1	1	0	0	1	0	1	1	0	1	1	1	0	1
	125	1	0	0	1	1	1	1	1	0	1	1	1	0	1
	126	1	0	0	0	0	0	0	1	1	1	1	1	0	1
	127	1	0	0	1	0	1	0	1	0	1	1	1	0	1
	128	1	0	0	0	1	0	1	1	0	1	1	0	0	1
	129	1	0	0	1	1	1	1	1	0	1	1	0	0	1
	130	1	0	0	0	0	0	0	1	1	1	1	0	0	1
	131	1	0	0	1	0	1	0	1	0	1	1	0	0	1
	132	1	0	0	0	1	0	1	1	0	1	0	0	0	1
	133	1	0	0	1	1	1	1	1	0	1	0	0	0	1
	134	1	0	0	0	0	0	0	1	1	1	0	0	0	1
	135	1	0	0	1	0	1	0	1	0	1	0	0	0	1
	136	1	0	0	0	1	0	1	1	0	0	0	0	0	1
	137	1	0	0	1	1	1	1	1	0	0	0	0	0	1
	138	1	0	0	0	0	0	0	1	1	0	0	0	0	1
	139	1	0	0	1	0	1	0	1	0	0	0	0	0	1
	140	1	0	0	0	1	0	1	1	0	1	1	1	1	1
	141	1	0	0	1	1	1	1	1	0	1	1	1	1	1
	142	1	0	0	0	0	0	0	0	0	1	1	1	1	1
	143	1	0	0	0	0	0	0	0	1	1	1	1	1	1
	144	1	0	0	0	0	0	0	1	1	1	1	1	1	1
	145	1	0	0	0	0	0	0	0	1	0	0	0	0	1
	146	1	0	0	0	0	0	0	1	1	0	0	0	0	1
(v)	147	0	0	0	0	0	0	0	1	0	1	1	1	1	0
(w)	148	0	0	0	0	0	0	0	1	1	1	1	1	1	0

4. Interchange of forcing and measuring parameters is permitted.
5. Input Clamp Voltage 2 to V<sub>DD</sub>, V<sub>IC2</sub>, shall be tested on each input as follows:




6. Guaranteed but not tested.
7. Read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.

The pulse generator shall have the following characteristics:


$V_{GEN} = 0$  to  $V_{DD}$ ;  $f_{GEN} = 500\text{kHz}$ ;  $t_r$  and  $t_f \leq 15\text{ ns}$  (10% to 90%); duty cycle = 50%;  $Z_{out} = 50\Omega$ . Output load capacitance  $C_L = 50\text{pF} \pm 5\%$  including scope probe, wiring and stray capacitance without component in the test fixture, and output load resistance  $R_L = 1\text{k}\Omega \pm 5\%$ .

Propagation delay and transition time shall be measured as follows:





Parameter	$R_L$	S1	S2
$t_{PZH}$	1k $\Omega$	Open	Closed
$t_{PZL}$		Closed	Open
$t_{PHZ}$		Open	Closed
$t_{PLZ}$		Closed	Open
$t_{PHL}, t_{PLH}, t_{THL}, t_{TLH}$	200k $\Omega$	Open	Closed



8. Read and record measurements shall be performed on a sample of 32 components with 0 failures permitted.
9. A pulse, having the following conditions, shall be applied to the CLK input:  $V_P=0V$  to  $V_{DD}$ . Maximum clock frequency of  $f_{CLK}$  requirement is considered met if proper output state changes occur with the pulse repetition rate set to that given in the limits column.

## 2.4 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb}=+22 \pm 3^\circ C$ .

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute

limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value $\Delta$	Absolute		
			Min	Max	
Quiescent Current	$I_{DD}$	$\pm 0.15$	-	1	$\mu A$
Low Level Output Current 1	$I_{OL1}$	$\pm 15\% (2)$	510	-	$\mu A$
High Level Output Current 1	$I_{OH1}$	$\pm 15\% (2)$	-510	-	$\mu A$
Output Leakage Current Third State, Low Level Applied	$I_{OZL}$	$\pm 60$	-	-400	nA
Output Leakage Current Third State, High Level Applied	$I_{OZH}$	$\pm 60$	-	400	nA
Threshold Voltage N-Channel	$V_{THN}$	$\pm 0.3$	-0.7	-3	V
Threshold Voltage P-Channel	$V_{THP}$	$\pm 0.3$	0.7	3	V

**NOTES:**

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
2. Percentage of limit value if voltage is the measuring parameter.

2.5

**INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS**

Unless otherwise specified, the measurements shall be performed at  $T_{amb} = +22 \pm 3^{\circ}C$ .

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic where specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value $\Delta$	Absolute		
			Min	Max	
Functional Test 1	-	-	-	-	-
Quiescent Current	$I_{DD}$	$\pm 0.15$	-	1	nA
Low Level Input Current	$I_{IL}$	-	-	-50	nA
High Level Input Current	$I_{IH}$	-	-	50	nA
Low Level Output Voltage 1	$V_{OL1}$	-	-	50	mV
Low Level Output Voltage 2 (Noise Immunity)	$V_{OL2}$	-	-	500	mV
High Level Output Voltage 1	$V_{OH1}$	-	14.95	-	V
High Level Output Voltage 2 (Noise Immunity)	$V_{OH2}$	-	4.5	-	V
Low Level Output Current 1	$I_{OL1}$	$\pm 15\%$ (3)	510	-	$\mu$ A
Low Level Output Current 2	$I_{OL2}$	$\pm 15\%$ (3)	3.4	-	mA
High Level Output Current 1	$I_{OH1}$	$\pm 15\%$ (3)	-510	-	$\mu$ A
High Level Output Current 2	$I_{OH2}$	$\pm 15\%$ (3)	-3.4	-	mA
Output Leakage Current Third State, Low Level Applied	$I_{OZL}$	$\pm 60$	-	-400	nA
Output Leakage Current Third State, High Level Applied	$I_{OZH}$	$\pm 60$	-	400	nA
Threshold Voltage N-Channel	$V_{THN}$	$\pm 0.3$	-0.7	-3	V
Threshold Voltage P-Channel	$V_{THP}$	$\pm 0.3$	0.7	3	V

**NOTES:**

1. Unless otherwise specified all inputs and outputs shall be tested for each characteristic.
2. The drift values ( $\Delta$ ) are applicable to the Operating Life test only.
3. Percentage of limit value if voltage is the measuring parameter.

**2.6 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS**
**2.6.1 N-Channel HTRB**

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	$T_{amb}$	+125 (+0 -5)	$^{\circ}$ C
Outputs QnA, QnB	$V_{OUT}$	Open	V
Inputs ENA, W1, R1B, R0A, WEN, D3, D1, ENB	$V_{IN}$	$V_{DD}$	V
Inputs W0, R0B, R1A, CLK, D2, D0	$V_{IN}$	$V_{SS}$	V

Characteristics	Symbols	Test Conditions	Units
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	$V_{SS}$	0	V
Duration	t	72	Hours

**NOTES:**

1. Input Protection Resistor = 2kΩ min to 47kΩ max.

2.6.2 P-Channel HTRB

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	$T_{amb}$	+125 (+0 -5)	°C
Outputs QnA, QnB	$V_{OUT}$	Open	V
Inputs ENA, W1, R1B, R0A, WEN, D3, D1, ENB	$V_{IN}$	$V_{SS}$	V
Inputs W0, R0B, R1A, CLK, D2, D0	$V_{IN}$	$V_{DD}$	V
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	$V_{SS}$	0	V
Duration	t	72	Hours

**NOTES:**

1. Input Protection Resistor = 2kΩ min to 47kΩ max.

2.7 POWER BURN-IN CONDITIONS

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	$T_{amb}$	+125 (+0 -5)	°C
Outputs QnA, QnB	$V_{OUT}$	$V_{DD}/2$	V
Inputs ENA, WEN, ENB	$V_{IN}$	$V_{DD}$	V
Inputs W0, R0B, R1A, CLK, D1, D0	$V_{IN}$	$V_{GEN1}$	V
Inputs W1, R1B, R0A, D3, D2	$V_{IN}$	$V_{GEN2}$	V
Pulse Voltage	$V_{GEN}$	0V to $V_{DD}$	V
Pulse Frequency Square Wave	$f_{GEN1}$ $f_{GEN2}$	50k 25k 50% Duty Cycle	Hz
Positive Supply Voltage	$V_{DD}$	15 (+0 -0.5)	V
Negative Supply Voltage	$V_{SS}$	0	V

**NOTES:**

1. Input Protection Resistor = Output Load = 2kΩ min to 47kΩ max.



2.8

OPERATING LIFE CONDITIONS

The conditions shall be as specified for Power Burn-in.

**APPENDIX 'A'**

**AGREED DEVIATIONS FOR STMICROELECTRONICS (F)**

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
<p>Deviations from Screening Tests - Chart F3</p>	<p>External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).</p> <p>High Temperature Reverse Bias Burn-in: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.</p> <p>Power Burn-in test is performed using STMicroelectronics Specification Ref: 0019255.</p> <p>Solderability is not applicable unless specifically stipulated in the Purchase Order.</p>
<p>Deviations from Qualification and Periodic Tests - Chart F4</p>	<p>External Visual Inspection: The criteria applicable to chip-outs are those described in MIL-STD-883, Test Method 2009, Paras 3.3.6(b) and 3.3.7(a).</p> <p>Operating Life: The temperature limits of MIL-STD-883, Para. 4.5.8(c) may be used.</p>
<p>Deviations from High and Low Temperatures Electrical Measurements</p>	<p>High and Low Temperatures Electrical Measurements may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes High and Low Temperatures Electrical Measurements per the Detail Specification.</p> <p>A summary of the pilot lot testing shall be provided if required by the Purchase Order.</p>
<p>Deviations from Room Temperature Electrical Measurements</p>	<p>All AC characteristics (Capacitance and Timings) may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes AC characteristic measurements per the Detail Specification.</p> <p>A summary of the pilot lot testing shall be provided if required by the Purchase Order.</p>