

DOCUMENT CHANGE REQUEST

513 DCR number Changes required for: General Originator: S Jeffery - ESCC Date: 2009/05/06 Organisation: ESA/ESTEC Date sent: 2009/05/06 Status: IMPLEMENTED Title: Transistors Switching PNP, based on types 2N3636 and 2N3637 2 Number: 5208/003 Issue: Other documents affected: Page: See attachment Paragraph: See attachment Original wording: Proposed wording: Update the Maximum Ratings table (see the attachment for details) so that this detail spec is clear, complete and the content and format is in-line with other detail specifications for similar Part Types. Justification: Improve the content and clarity of the spec. Attachments: 5208003_Issue_3_-_Draft_A.pdf, null Modifications: Page 6: Original Note 2 to Maximum Ratings – add ", and any handling," between "testing" and "performed". Approval signature: 12. (c f(an-9 Date signed: 2009-05-06




Pages 1 to 14

TRANSISTORS, SWITCHING, PNP

BASED ON TYPE 2N3637

ESCC Detail Specification No. 5208/003







ESCC Detail Specification No. 5208/003

PAGE 2

ISSUE & 3- Draft A

as applicable

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2008. All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.



ESCC Detail Specification No. 5208/003

PAGE 3 ISSUE & 3-Draft A

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

ecification up issued to incorporate editorial and technical changes per DCR.



ESCC Detail Specification No. 5208/003

PAGE 6

ISSUE & 3- Braft A

at Trase < +25°C

Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Collector-Base Voltage	V _{CBO}	175	V	Over entire operating temperature range
Collector-Emitter Voltage	V _{CEO}	175	V	
Emitter-Base Voltage	V _{EBO}	-5	V	
Collector Current	I _C	1	Α	Continuous
Power Dissipation	P _{tot}	1	W	At T _{amb} ≤ +25°C
	Ptot 2	5	W	► Ateron
Operating Temperature Range	T _{op}	-65 to +200	°C	Note 🥾 1
Storage Temperature Range	T _{stg}	-65 to +200	°C	Note ½ 1
Soldering Temperature	T _{sol}	+265	°C	Note § 2

NOTES:

see attached


For Tamb >+25°C derate linearly to 9Wat +200°C

- 1. 2 For Variants with tin-lead plating or hot solder dip lead finish all testing performed at T_{amb} > +125°C shall be carried out in a 100% inert atmosphere.
- 2. Superation 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.

1.6 PHYSICAL DIMENSIONS AND LEAD IDENTIFICATION

Consolidated notes are given following the case drawings and dimensions.

1.6.1 <u>Metal Can Package (TO-5) - 3 lead</u>



Thermal Resistance,				
Junction-to-Ambient	R _{th(j-a)}	175	°C/W	
Thermal Resistance,				
Junction-to-Case	$R_{th(j-c)}$	35	°C/W	