

DOCUMENT CHANGE REQUEST

490 DCR number Changes required for: General Originator: S Jeffery - ESCC Date: 2009/04/14 Organisation: ESA/ESTEC Date sent: 2009/04/14 Status: IMPLEMENTED Title: Transistors Low Power NPN, based on type 2N2484 Number: 4 5201/001 Issue: Other documents affected: Page: See attachment Paragraph: See attachment Original wording: Proposed wording: Various editorial and technical changes as detailed in the attachment, which are required to make this detail spec clear, complete and consistent with the standard format and content of specifications for similar Part Types. Note that this DCR replaces the withdrawn DCR 458. Justification: Improve the appearance, content and clarity of the spec. Attachments: 5201001_Issue_5_-_Draft_B.pdf, null Modifications: N/A Approval signature: surtes Date signed: 2009-04-14




Pages 1 to 15

TRANSISTORS, LOW POWER, NPN

BASED ON TYPE 2N2484

ESCC Detail Specification No. 5201/001







ESCC Detail Specification No. 5201/001

as applicable

PAGE 2
ISSUE \$ 5 - Draft B

LEGAL DISCLAIMER AND COPYRIGHT

European Space Agency, Copyright © 2008 All rights reserved.

The European Space Agency disclaims any liability or responsibility, to any person or entity, with respect to any loss or damage caused, or alleged to be caused, directly or indirectly by the use and application of this ESCC publication.

This publication, without the prior permission of the European Space Agency and provided that it is not used for a commercial purpose, may be:

- copied in whole, in any medium, without alteration or modification.
- copied in part, in any medium, provided that the ESCC document identification, comprising the ESCC symbol, document number and document issue, is removed.

ESCC Detail Specification No. 5201/001

PAGE 3
ISSUE 4,5 - Droft B

DOCUMENTATION CHANGE NOTICE

(Refer to https://escies.org for ESCC DCR content)

DCR No.	CHANGE DESCRIPTION
408-447	Specification up issued to incorporate editorial and technical changes per DCR.

PAGE 6

ISSUE 45 - Draft B

1.5 **MAXIMUM RATINGS**

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Collector-Base Voltage	V _{CBO}	60	V	Over entire
Collector-Emitter Voltage	V _{CEO}	60	V	operating temperature
Emitter-Base Voltage	V _{EBO}	6	V	range
Collector Current	I _C	50	mA	Continuous
Power Dissipation For TO-18 and CCP	P _{tot1}	0.36	W	At T _{amb} ≤ +25°C •NoteM
FØK GEB SSSS	14000	1 10:x3 (Note2) J	TWI	mm
For TO-18	P _{tot} 2	1.2	W	At T _{case} ≤ +25°C
Operating Temperature Range	T _{op}	-65 to +200	°C	Note % 2
Storage Temperature Range	T _{stg}	-65 to +3200)	°C	Note \$ 2
Soldering Temperature For TO-18 For CCP	T _{sol}	+260 +245	°C	Note ¾ 3 Note ∜ 4

See abtached

NOTES:

4: For Tambor I case >+25°C / derate Tinearly to 900 at +2000 61 2 When mounted on a 15 x 15 x 0.6 mm ceramic substrate.

- 2.3. For Variants with tin-lead plating or hot solder dip lead finish all testing performed at T_{amb} > +125°C shall be carried out in a 100% inert atmosphere.
- Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- Duration 5 seconds maximum and the same terminal shall not be resoldered until 3 minutes have


1. Thermal Resistance, Junction-to-Case only applies to TO-18 packaged Variants.

Thermal Resistance,				
Junction-to-Ambient	$R_{th(j-a)}$	486	°C/W	
Thermal Resistance,				
Junction-to-Case	$R_{th(j-c)}$	145.8	°C/W	Note 1



1.6 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

1.6.1 Metal Can Package (TO-18) - 3 lead



Symbols	Dimensio	Notes		
Jymbola	Min Max		Notes	
Α Α	4.32	5.33		
Øb	0.406	0.533	2, 3	
Øb2	0.406	0.483	2, 3	
ØD	5.31	5.84		
ØD1	4.52	4.95		
е	2.54 I	4		
e1	1.27	4		
F	-	0.762		
j	0.914	1.17		
k	0.711	1.22	5	
L	12.7	-	2	
L1	-	1.27	3	
L2	6.35	-	3	
а	45° E	BSC	1, 4, 6	

note addition of horizontal lines

NOTES:

- 1. Terminal identification is specified by reference to the tab position where lead 1 = emitter, lead 2 = base, lead 3 = collector.
- 2. Applies to all leads.
- 3. Øb2 applies between L1 and L2. Øb applies between L2 and 12.7mm from the seating plane. Diameter is uncontrolled within L1 and beyond12.7mm from the seating plane.
- 4. Leads having maximum diameter 0.483mm measured in the gauging plane 1.37(+0.025,-0)mm



2.4.2 <u>High and Low Temperatures Electrical Measurements</u>

Characteristics	Symbols	MIL-STD-750	Test Conditions Note 1	Lin	Units	
	Test Method	l est Method		Min	Max	
Collector-Base Cut-off Current	I _{CBO}	3036	T _{amb} =+150(+0-5)°C V _{CB} =45V, Bias Condition D	-	10	μΑ
Forward-Current Transfer Ratio 2	h _{FE2}	3076	T _{amb} =-55(+5-0)°C V _{CE} =5V I _C =10μA	20	-	-

NOTES:

1. Read and record measurements shall be performed on a sample of 5 components with 0 failures allowed. Alternatively a 100% inspection may be performed.

2.5 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at T_{amb} =+22 ±3 o C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values (Δ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols		Units		
		Drift	Abs		
		Value Δ	Min	Max	
Collector-Base Cut-off Current	Ісво	±5 or (1) ±100%	-	10	nA
Collector-Emitter Saturation Voltage	V _{CE(sat)}	±30 or (1) ±15%	-	350	mV
Forward-Current Transfer Ratio 4	h _{FE4}	±15%	250	650	-

NOTES:

1. Whichever is the greater referred to the initial value.

2.6 <u>INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS</u>

Unless otherwise specified, the measurements shall be performed at T_{amb} =+22 $\pm 3^{\circ}$ C.

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

PAGE 14

ISSUE 4 5 - Draft B

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits		Units	
		Min	Max		
Collector-Base Cut-off Current	I _{CBO}	-	10	nA	
Collector-Emitter Saturation Voltage	V _{CE(sat)}	-	350	mV	
Forward-Current Transfer Ratio 4	h _{FE4}	250	650	-	

2.7 **POWER BURN-IN CONDITIONS**

Characteristics	Symbols	Test Conditions	Units
Ambient Temperature	T _{amb}	+20 to +50	°C
Power Dissipation	P _{tot}	As per Maximum Ratings.	W
Collector-Base Voltage	V _{CB}	27	V

Dorate Ptot1

OPERATING LIFE CONDITIONS 2.8

The conditions shall be as specified for Power Burn-in.



ESCC Detail Specification No. 5201/001

PAGE 15

ISSUE 4 5 - braft B



APPENDIX 'A'

(5-)

AGREED DEVIATIONS FOR STM/CROELECTRONICS (F

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS						
Deviations from Production Control- Chart F2	Special In-krocess Control Internal Visual Inspection. For CCP packages the criteria specified for voids in the fillet and minimum die mounting material around the visible die perimeter for die mounting defects may be omitted providing that a radiographic inspection to verify the die-attach process is performed on a sample basis in accordance with STMicroelectronics procedure 0076637.						
Deviations from Room Temperature Electrical Measurements	All AC character may be consided has been performeasurements. A summary of Purchase Order	ered guaran ormed on the sper the Det the pilot lot to er.	teed but not te wafer lot whice ail Specification esting shall be	ested if succe ch includes A n. provided if n	ssful pil C chara	ot lot te icteristic	sting
	Characteristics Symbols MIL-STD-750 Test Limits Test Method Conditions					nits	Units
					Min.	Max.	1
	High Frequency Small Signal Current Gain 1	h _{fe1}	3306	V _{CE} =5V I _C =50µA f=5MHz Note 2	1	-	_
	Input Capacitance	C _{ibo}	3240	V _{EB} =500mV I _C =0A f=1MHz Note 2	-	15	pF
Deviations from High and Low Temperatures Electrical Measurements	All characteristics specified may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot which includes characteristic measurements at high and low temperatures per the Detail Specification. A summary of the pilot lot testing shall be provided if required by the Purchase Order.					er the	
Deviations from Screening Tests - Chart F3	Solderability is Order.	not applicab	le unless spec	cifically stipula	ated in t	he Purd	chase