

DOCUMENT CHANGE REQUEST

195 DCR number Changes required for: N/A Originator: P. Griffin Date: 2005/07/26 Organisation: ESA/ESTEC Date sent: 2005/07/26 Status: IMPLEMENTED Title: CMOS 8-Stage Static Bidirectional Parallel/Serial Input/Output Bus Register with 3-State Outputs, 1 Number: 9306/025 Issue: Other documents affected: Page: Table 5(c) - Conditions for Burn-in Dynamic, Page 50 Paragraph: Table 5(c) - Conditions for Burn-in Dynamic, Page 50 Original wording: Proposed wording: Input Pin D/F15, C17 VIN VGEN2No 7 Input Pin D/F10, C12 VIN VGEN1 No 6 Justification: To correct error in issue 1. Input to Clock pin should be the highest frequency (confirmed by manufacturer STM) Attachments: N/A Modifications: N/A Approval signature: Il Kiele Date signed: 2005-07-26