

**TRANSISTORS, POWER, MOSFET, N-CHANNEL, RAD-  
HARD  
BASED ON TYPE STRH100N6  
ESCC Detail Specification No. 5205/022 + [DCR794](#)**

## TABLE OF CONTENTS

<b>1.</b>	<b>GENERAL</b>	
1.1	Scope	4
1.2	Applicable Documents	4
1.3	Terms, Definitions, Abbreviations, Symbols and Units	4
1.4	The ESCC Component Number and Component Type Variants	4
1.4.1	The ESCC Component Number	4
1.4.2	Component Type Variants	4
1.5	Maximum Ratings	5
1.6	Handling Precautions	7
1.7	Physical Dimensions and Terminal Identification	7
1.8	Functional Diagram	8
1.9	Materials and Finishes	8
<b>2.</b>	<b>REQUIREMENTS</b>	
2.1	General	8
2.1.1	Deviations from the Generic Specification	9
2.1.1.1	Deviations from Screening Tests – Chart F3	9
2.1.1.2	Deviations from Qualification and Periodic Tests - Chart F4	9
2.2	Wafer Lot Acceptance	
2.3	Marking	9
2.4	Terminal Strength	9
2.5	Electrical Measurements at Room, High and Low Temperatures	9
2.5.1	Room Temperature Electrical Measurements	10
2.5.2	High and Low Temperatures Electrical Measurements	11
2.5.3	Notes to Room,High and Low Electrical Measurement Tables	11
2.6	Parameter Drift Values	12
2.7	Intermediate and End-Point Electrical Measurements	12
2.8	High Temperature Reverse Bias Burn-in Conditions	13
2.9	High Temperature Forward Bias Burn-in conditions	13
2.10	Operating Life Conditions	13
2.11	Total Dose Radiation Testing	14
2.11.1	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	14
2.11.2	Electrical Measurements for Total Dose Radiation Testing	14
	APPENDIX 'A'	17

## 1. GENERAL

### 1.1 SCOPE

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 5000
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices

### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows:

Example: 520502201F

- Detail Specification Reference: 520502201F
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: F (as required)

#### 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Lead Material and Finish	Weight max g	Total Dose Radiation Level Letter
01	STRH100N6	TO-254AA	S14	10	F [50kRAD/Si]
02	STRH100N6	TO-254AA	S4	10	F [50kRAD/Si]

The lead/terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

### 1.5 MAXIMUM RATINGS

The maximum ratings shall not be exceeded at any time during use or storage.

Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of ESCC Generic Specification.

Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Drain-Source Voltage	V <sub>DS</sub>	60	V	Over Top V <sub>GS</sub> =0V Note 2
Gate-Source Voltage	V <sub>GS</sub>	±20	V	Over Top
Drain Current	I <sub>DS</sub>	40	A	Continuous At T <sub>case</sub> ≤ +25°C Note 1
		50	A	Continuous At T <sub>case</sub> >+100°C Note 1
Drain Current (pulsed)	I <sub>DM</sub>	320	A	Note 2
Power Dissipation	P <sub>TOT</sub>	176	W	At T <sub>case</sub> ≤ +25°C Note 1
Avalanche Energy (Single Pulse)	E <sub>AS</sub>	954 280	mJ	V <sub>DS</sub> =40V I <sub>AS</sub> =40A T <sub>j</sub> =+25±3°C T <sub>j</sub> =+110 (+0 -5°C)
Avalanche Energy (Repetitive Pulse)	E <sub>AR</sub>	24 7.7	mJ	V <sub>DS</sub> =40V I <sub>AR</sub> =40A f=100kHz Duty Cycle= 10% T <sub>j</sub> =+25±3°C T <sub>j</sub> =+110 (+0 -5°C)
Operating Temperature Range	Top	-55 to +150	°C	Note 3
Junction Temperature	T <sub>j</sub>	+150	°C	
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	Note 3
Soldering Temperature	T <sub>sol</sub>	+260	°C	Note 4
ThermalResistance, Junction-to-Heat Sink	R <sub>th(J-S)</sub>	0.71	°C/W	Note 5
ThermalResistance, Junction-to-Ambient	R <sub>th(J-A)</sub>	48	°C/W	Note 2

**NOTES:**

- I<sub>DS</sub> and P<sub>tot</sub> ratings are in accordance with R<sub>th(j-s)</sub>. The maximum theoretical I<sub>D</sub> limit at T<sub>case</sub> > +25°C can be obtained by using the following formula (I<sub>D</sub> is limited by the package and device construction):


$$I_D = \sqrt{\frac{T_{j(max)} - T_{Case}}{R_{th(j-s)} + R_{DS(on) at T_{j(max)}}}}$$

Where (r<sub>DS(on)</sub>) at T<sub>j</sub>(max) = 30mΩ

For T<sub>case</sub> > +25°C, the power Dissipation derates linearly to 0W at T<sub>case</sub> = +150°C

- Safe Operating Area applies as follows:

Maximun Safe Operating Area




3. For Variants with hot solder dip lead finish all testing and handling performed at  $T_{amb} > +125^{\circ}\text{C}$  shall be carried out in a 100% inert atmosphere.
4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
5. Package mounted on infinite heatsink..

#### 1.6 HANDLING PRECAUTIONS

The TO-254AA package contains Beryllium Oxide (BeO) and therefore it must not be ground, machined, sandblasted or subjected to any mechanical operation which will produce dust. The case must not be subjected to any chemical process (e.g. etching) which will produce fumes.

#### 1.7 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION

Metal Flange Mount Package (TO-254AA) - 3 Lead




Symbols	Dimensions mm		Notes
	Min	Max	
A	13.59	13.84	
B	13.59	13.84	
C	20.07	20.32	
D	6.3	6.7	
E	1	1.35	
F	3.5	3.9	
G	16.89	17.4	
H	6.86 BSC		
ØI	0.89	1.14	2
J	3.81 BSC		
K	3.81 BSC		
L	12.95	14.5	
ØM	3.05 Typical		2
N		0.71	2
R1		1.00	3
R2	1.65 Typical		4

**NOTES:**

1. The terminal identification is specified by the component's geometry. See Functional Diagram for the terminal connections.
2. 3 places.
3. Radius of heatsink flange corner, 4 places.
4. Radius of body corner, 4 places.

**1.8 FUNCTIONAL DIAGRAM**

Terminal 1 : Drain  
Terminal 2 : Source  
Terminal 3 : Gate



**NOTES:**

1. The case is not connected to any lead.

**1.9 MATERIALS AND FINISHES**

Materials and finishes shall be as follows:

- a) Case  
The case shall be hermetically sealed and have a metal body. The leads pass through ceramic eyelets brazed into the frame and the lid shall be welded.
- b) Leads/Terminals  
Raw Material: Cu/Zr.

**2. REQUIREMENTS**

## 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

### 2.1.1 Deviations from the Generic Specification

#### 2.1.1.1 *Deviations from Screening Tests - Chart F3*

- Verification of Safe Operating Area

The Safe Operating Area shall be verified by performing the VSD test specified in Room Temperature Electrical Measurements (Thermal Resistance, Junction-to-Heat Sink).

- A High Temperature Forward Bias test shall be performed instead of Power Burn-in.

## 2.2 WAFER LOT ACCEPTANCE

A SEM inspection shall be performed as specified in the ESCC Generic Specification.

## 2.3 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) The ESCC Qualified components symbol (for ESCC qualified components only).
- (b) The ESCC Component Number.
- (c) Traceability information (Date Code).
- (d) Warning sign for Beryllium Oxide.

## 2.4 TERMINAL STRENGTH

The test conditions for terminal strength, tested as specified in the ESCC Generic Specification, shall be as follows:

Test Condition: A, tension, with an applied force of 10N for duration of 10s.

## 2.5 ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES

Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given after the tables.

### 2.5.1 Room Temperature Electrical Measurements

The measurements shall be performed at  $T_{amb}=+22 \pm 3^{\circ}\text{C}$ .

Characteristics	Symbols	MIL-STD-750 Test Method	Test Conditions	Limits		Units
				Min	Max	
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	3407	$V_{GS}=0V$ $I_D=1mA$ Bias Condition C	60	-	V
Gate-to-Source Leakage Current	$I_{GSSF1}$	3411	$V_{GS}=+20V$ Bias Condition C, $V_{DS}=0V$	-	+100	nA
	$I_{GSSR1}$	3411	$V_{GS}=-20V$ Bias Condition C, $V_{DS}=0V$	-100	-	nA
Drain Current	$I_{DSS}$	3413	$V_{DS}=80\%$ of rated $B_{VDSS}$ Bias Condition C, $V_{GS}=0V$	-	10	$\mu\text{A}$
Gate-Source-Voltage (threshold)	$V_{GS(th)}$	3403	$V_{GS}=V_{DS}$ $I_D=1mA$	2	4.5	V
Static Drain-to-Source on resistance	$r_{DS(ON)}$	3421	$I_D=40A$ $V_{GS}=12V$ Note 1	-	0.0135	$\Omega$
Forward Voltage	$V_{SD}$	4011	$I_D=80$ <del>80</del> <b>40A</b> $V_{GS}=0V$ Note 1	-	1.5	V
Thermal Resistance Junction-to-Heat Sink	$R_{th(j-s)}$	3161	Note 2	-	0.71	$^{\circ}\text{C}/\text{W}$
Input capacitance	$C_{iss}$	3431	$V_{GS}=+0V$ $V_{DS}=25V$ $f=1\text{MHz}$	<del>3916</del> <b>3900</b>	<del>5874</del> <b>5900</b>	pF
Output capacitance	$C_{oss}$	3453		<del>864</del> <b>860</b>	<del>1296</del> <b>1300</b>	pF
Reverse transfer capacitance	$C_{rss}$	3433		<del>325</del> <b>300</b>	<del>488</del> <b>470</b>	pF
Total Gate Charge	$Q_g$	3471		$V_{DD}=30V$ $I_D=80$ <del>80</del> <b>40A</b> $V_{GS}=12V$	<del>107</del> <b>100</b>	<del>161</del> <b>160</b>
Gate to Source charge	$Q_{gs}$		<del>22</del> <b>18</b>		<del>33</del> <b>30</b>	nC
Gate to Drain charge	$Q_{gd}$		<del>39</del> <b>29</b>		<del>59</del> <b>51</b>	nC
Turn-on delay time	$t_{d(on)}$	3472	$V_{DD}=30V$ $I_D=40A$ $R_G=4.7\Omega$ $V_{GS}=12V$	<del>22</del> <b>16</b>	<del>33.5</del> <b>40</b>	ns
Rise time	$t_r$			<del>90</del> <b>60</b>	<del>135</del> <b>260</b>	ns
Turn-off delay time	$t_{d(off)}$			<del>62</del> <b>50</b>	<del>93</del> <b>120</b>	ns
Fall time	$t_f$			<del>62</del> <b>60</b>	<del>93</del> <b>160</b>	ns
Reverse Recovery Time	$t_{rr}$	3473	$V_{DD}=48V$ $I_{SD}=80$ <del>80</del> <b>40A</b> $di/dt=100A/\mu\text{s}$ $T_j=+25 \pm 3^{\circ}\text{C}$	<del>307</del> <b>170</b>	<del>461</del> <b>260</b>	ns



## 2.5.2 High and Low Temperatures Electrical Measurements

Characteristics	Symbols	MIL-STD-750 Test Method	Test Conditions Note 3	Limits		Units
				Min	Max	
Gate-to-Source Leakage Current	$I_{GSSF1}$	3411	$V_{GS}=+20V$ Bias Condition C, $V_{DS}=0V$ $T_{case}= +125 (+0-5)^{\circ}C$	-	+200	nA
	$I_{GSSR1}$	3411	$V_{GS}=-20V$ Bias Condition C, $V_{DS}=0V$ $T_{case}= +125 (+0-5)^{\circ}C$	-200	-	nA
Drain Current	$I_{DSS}$	3413	$V_{DS}=80\%$ of rated $B_{VDSS}$ Bias Condition C, $V_{GS}=0V$ $T_{case}= +125 (+0-5)^{\circ}C$	-	100	$\mu A$
Gate-Source Voltage (threshold)	$V_{GS(th)}$	3403	$V_{GS}=V_{DS}$ $I_D= 1mA$ $T_{case}= +125 (+0-5)^{\circ}C$	1.6	3.5	V
			$V_{GS}=V_{DS}$ $I_D= 1mA$ $T_{case}= -55 (+5-0)^{\circ}C$	2.2	5.0	V
Static Drain-Source on resistance	$R_{DS(ON)}$	3421	$I_D=40A$ $V_{GS}=12V$ Note 1 $T_{case}= +125 (+0-5)^{\circ}C$		0.024	$\Omega$
Forward Voltage	$V_{SD}$	4011	$I_{SD}=80A$ <b>40A</b> $V_{GS}=0V$ Note 1 $T_{case}= +125 (+0-5)^{\circ}C$		1.275	V

### 2.5.3 Notes to Electrical Measurement Tables

- 1) Pulse measurement: Pulse Width  $\leq 680\mu s$ , Duty Cycle  $\leq 2\%$ .
- 2) The  $R_{th(j-s)}$  limit is guaranteed by performing a  $\Delta V_{SD}$  (go-no-go) test. The following test conditions and limits shall apply:
  - a.  $V_{DS} = 5V$
  - b.  $I_D = 32A$
  - c.  $I_{cal} = 29mA$
  - d.  $t_{pulse} = 20ms$
  - e.  $t_{cal} = 50\mu s$
  - f.  $V_{SD} = 60mV$  minimum, 200mV maximum.
- 3) Read and record measurements shall be performed on a sample of 5 components with 0 failures allowed. Alternatively a 100% inspection may be performed.

## 2.6 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at  $T_{amb}=+22 \pm 3^{\circ}C$ . The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements. The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	Limits			Units
		Drift Value $\Delta$	Absolute		
			Min	Max	
Gate-to-Source Leakage Current	$I_{GSSF1}$	$\pm 50$ or (1) $\pm 100\%$	-	+100	nA
	$I_{GSSR1}$	$\pm 50$ or (1) $\pm 100\%$	-100	-	nA
Drain Current	$I_{DSS}$	$\pm 4$ or (1) $\pm 100\%$	-	10	$\mu$ A
Gate-Source Voltage (threshold)	$V_{GS(th)}$	$\pm 5\%$	2	4.5	V
Static Drain-Source on resistance	$R_{DS(ON)}$	$\pm 10\%$	-	0.0135	$\Omega$

**NOTES:**

1. Whichever is the greater referred to the initial value.

**2.7 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS**

Unless otherwise specified, the measurements shall be performed at  $T_{amb}=+22 \pm 3^{\circ}C$ .

The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	MIL-STD-750 Test Method	Test Conditions	Limits		Units
				Min	Max	
Drain Current	$I_{DSS}$	3413	$V_{DS}=80\%$ of rated $B_{VDSS}$ Bias Condition C, $V_{GS}=0V$	-	10	$\mu$ A
Gate-Source Voltage (threshold)	$V_{GS(th)}$	3403	$V_{GS}=V_{DS}$ $I_D=1mA$	2	4.5	V
Static Drain-Source on resistance	$R_{DS(ON)}$	3421	$I_D=40A$ $V_{GS}=12V$ Note 1		0.0135	$\Omega$

**2.8 HIGH TEMPERATURE REVERSE BIAS BURN-IN CONDITIONS (HTRB)**

HTRB Burn-in shall be performed in accordance with MIL-STD-750, Test Metho 1042, Test Condition A with the following conditions:

Characteristics	Symbols	Test Conditions MIL-STD-750 Test Method 1042 Cond A	Units
Ambient Temperature	$T_{amb}$	+150	$^{\circ}C$
Drain to Source	$V_{DS}$	+48	V
Duration	-	240	hrs

**2.9 HIGH TEMPERATURE FORWARD BIAS BURN-IN CONDITIONS. (HTFB or HTGB)**

HTFB Burn-in shall be performed in accordance with MIL-STD-750, Test Metho 1042, Test Condition B with the following conditions:

Characteristics	Symbols	Test Conditions MIL-STD-750 Test Method 1042 Cond B	Units
Ambient Temperature	$T_{amb}$	+150	$^{\circ}C$
Gate to Source	$V_{GS}$	+16	V
Duration	-	48	hrs

**2.10 OPERATING LIFE CONDITIONS**

Operating Life shall be performed in accordance with MIL-STD-750, Test Metho 1042, Test Condition A (HTRB) and B (HTFB) with the following conditions:

### HIGH TEMPERATURE REVERSE BIAS CONDITIONS (HTRB)

Characteristics	Symbols	Test Conditions MIL-STD-750 Test Method 1042 Cond A	Units
Ambient Temperature	T <sub>amb</sub>	+150	°C
Drain to Source	V <sub>DS</sub>	+48	V
Duration	-	2000	hrs

### HIGH TEMPERATURE FORWARD BIAS BURN-IN CONDITIONS. (HTFB or HTGB)

Characteristics	Symbols	Test Conditions MIL-STD-750 Test Method 1042 Cond B	Units
Ambient Temperature	T <sub>amb</sub>	+150	°C
Gate to Source	V <sub>GS</sub>	+16	V
Duration	-	2000	hrs

### 2.11 TOTAL DOSE RADIATION TESTING

All lots shall be irradiated in accordance with ESCC Basic Specification No.22900, standard dose rate (window 1: 3.6kRAD to 36kRAD per hour).

#### 2.11.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

The following bias condition (worst-case) shall be used for Total Dose Radiation Testing at T<sub>amb</sub>=22±3°C.

With V<sub>GS</sub> bias = +15V and V<sub>DS</sub> = 0V during irradiation.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase Order.

#### 2.11.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at T<sub>amb</sub>=22 ± 3°C.

Unless otherwise specified the test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing, after 24 hours anneal at Room Temperature and after 168 hours anneal at +100±3°C are shown below.

Symbol	Characteristics	Units	Limits
			Drift values Δ
BV <sub>DSS</sub>	Drain-to-source Breakdown Voltage Note 1	V	-15% Note 2
V <sub>GS(th)</sub>	Gate Threshold Voltage	V	- 60 % / + 25 %
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse / Forward	nA	+/- 1.5nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	μA	+10μA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance (TO-3)	Ω	+/- 15%
V <sub>SD</sub>	Diode Forward Voltage	V	+/- 5%
Q <sub>G</sub>	Total Gate Charge	nC	-5% / +50%
Q <sub>GS</sub>	Gate-to-source charge	nC	+/- 35%
Q <sub>GD</sub>	Gate-to-drain charge	nC	-5% / +110%

#### NOTES:

1. Drain-to-Source Voltage measurements shall be made in accordance with MIL-STD-750, Test Method 3405, with V<sub>GS</sub> = 0V and I<sub>D</sub> = 1mA.
2. Referred to an initial Drain-to-Source Voltage measurement made prior to the commencement of Total Dose Radiation Testing.

**APPENDIX 'A'**

**AGREED DEVIATIONS FOR STMICROELECTRONICS (F)**

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Room Temperature Electrical Measurements	The AC characteristics Ciss, Coss, Crss, Qg, Qgs, Qgd, td <sub>(on)</sub> , tr, td <sub>(off)</sub> , t <sub>f</sub> and trr, may be considered guaranteed but not tested if successful pilot lot testing has been performed on the wafer lot in accordance with STMicroelectronics procedure 8212069, which includes AC (Ciss, Coss, Crss, Qg, Qgs, Qgd, td <sub>(on)</sub> , tr, td <sub>(off)</sub> , t <sub>f</sub> and trr) characteristic measurements per the Detail Specification.  A summary of the pilot lot testing shall be provided if required by the Purchase Order.
Deviations from Electrical Measurements for Total Dose Radiation Testing	The AC characteristics Qg, Qgs and Qgd need not be measured because they are guaranteed by the results obtained by STMicroelectronics during the evaluation phase which proved these characteristics are directly correlated to the VGS(th) shift.
Deviations from Screening Tests –Chart F3	Solderability is not applicable unless specifically stipulated in the Purchase Order.


**ADDITIONAL DATA – STMICROELECTRONICS (F)**

(a) Derating for Space Application

These components are susceptible to Single Event Gate Rupture when operated in a space environment unless the following derating is applied during their use:

- VDS ≤ 100V when VGS = 0V,
- VDS ≤ 80V when VGS = -2V,
- VDS ≤ 25V when VGS = -15V.

Single Event Effect Safe Operating Area



**NOTES:**

- The derating for space application was originally obtained under the following Test conditions:
 

Ion used	=	Kr
LET	=	32.1 (MeV/(mg/cm <sup>2</sup> ))
Energy	=	768 MeV
Range	=	94 μm

Justification:

ST confirms that he didn't manufactured and sold any products since this spec was first published in June 2011. ST would like to reuse variants 01 & 02 for the new design. Test conditions have been reviewed according to new Drain Current ( $I_{DS} \leq 40A$ ) due to package performances and gate-oxide modified to 470 Å instead of 350Å.