# TRANSISTORS, POWER, MOSFET, N-CHANNEL, RAD-HARD

## **BASED ON TYPE STRH8N10**

ESCC Detail Specification No. 5205/023

### TABLE OF CONTENTS

1.	GENERAL	
1.1	Scope	4
1.2	Applicable Documents	4
1.3	Terms, Definitions, Abbreviations, Symbols and Units	4
1.4	The ESCC Component Number and Component Type Variants	4
1.4.1	The ESCC Component Number	
	4	
1.4.2	Component Type Variants	4
1.5	Maximum Ratings	5
1.6	Handling Precautions	7
1.7	Physical Dimensions and Terminal Identification	
	7	
1.8	Functional Diagram	8
1.9	Materials and Finishes	8
2.	REQUIREMENTS	
2.1	General	8
	Deviations from the Generic Specification	9
	Deviations from Screnning Tests – Chart F3	9
	Deviations from Qualification and Periodic Tests - Chart F4	9
2.2	Wafer Lot Acceptance	
2.3	Marking	9
2.4	Terminal Strength	9
2.5	Electrical Measurements at Room, High and Low Temperatures 9	
2.5.1	Room Temperature Electrical Measurements	10
2.5.2	High and Low Temperatures Electrical Measurements	11
2.5.3	Notes to Room, High and Low Electrical Measurement Tables	11
2.6	Parameter Drift Values	12
2.7	Intermediate and End-Point Electrical Measurements	12
2.8	High Temperature Reverse Bias Burn-in Conditions	13
2.9	High Temperature Forward Bias Burn-in conditions	13
2.10	Operating Life Conditions	13
2.11	Total Dose Radiation Testing	14
	Bias Conditions and Total Dose Level for Total Dose Radiation Testing	14
2.11.2	Electrical Measurements for Total Dose Radiation Testing	14

APPENDIX 'A'

### 1. GENERAL

1.1 <u>SCOPE</u>

This specification details the ratings, physical and electrical characteristics and test and inspection data for the component type variants and/or the range of components specified below. It supplements the requirements of, and shall be read in conjunction with, the ESCC Generic Specification listed under Applicable Documents.

#### 1.2 APPLICABLE DOCUMENTS

The following documents form part of this specification and shall be read in conjunction with it:

- (a) ESCC Generic Specification No. 5000
- (b) MIL-STD-750, Test Methods and Procedures for Semiconductor Devices

#### 1.3 TERMS, DEFINITIONS, ABBREVIATIONS, SYMBOLS AND UNITS

For the purpose of this specification, the terms, definitions, abbreviations, symbols and units specified in ESCC Basic Specification No. 21300 shall apply.

#### 1.4 THE ESCC COMPONENT NUMBER AND COMPONENT TYPE VARIANTS

#### 1.4.1 The ESCC Component Number

The ESCC Component Number shall be constituted as follows: Example: 520502301F

- Detail Specification Reference: 5205023
- Component Type Variant Number: 01 (as required)
- Total Dose Radiation Level Letter: F (as required)

#### 1.4.2 Component Type Variants

The component type variants applicable to this specification are as follows:

Variant Number	Based on Type	Case	Lead/Terminal Material and Finish	Weight max g	Total Dose Radiation Level Letter
01	STRH8N10	SMD.5	Q14	2	F[70kRAD/Si]

The lead/terminal material and finish shall be in accordance with the requirements of ESCC Basic Specification No. 23500.

Total dose radiation level letters are defined in ESCC Basic Specification No. 22900. If an alternative radiation test level is specified in the Purchase Order the letter shall be changed accordingly.

#### **1.5 MAXIMUM RATINGS**

The maximum ratings shall not be exceeded at any time during use or storage. Maximum ratings shall only be exceeded during testing to the extent specified in this specification and when stipulated in Test Methods and Procedures of the applicable ESCC Generic Specification.


Characteristics	Symbols	Maximum Ratings	Unit	Remarks
Drain-Source Voltage	V <sub>DS</sub>	100	V	Over Top V <sub>GS</sub> =0V Note 2
Gate-Source Voltage	V <sub>GS</sub>	±20	V	Over Top
Drain Current	I <sub>DS</sub>	6	A	Continuous At T <sub>case</sub> ≤ +25°C Note 1
		4.1	A	Continuous At T <sub>case</sub> >+100°C Note 1
Drain Current (pulsed)	I <sub>DM</sub>	24	А	Note 2
Power Dissipation	P <sub>TOT</sub>	25	W	AtT <sub>case</sub> ≤ +25°C Note 1
Avalanche Energy (Single Pulse)	E <sub>AS</sub>	457 134	mJ	V <sub>DS</sub> =50V I <sub>AS</sub> =4A T <sub>j</sub> =+25±3°C T <sub>j</sub> =+110 (+0 -5°C)
Avalanche Energy (Repetitive Pulse)	E <sub>AR</sub>	4.3 1.4	mJ	$V_{DS}=50V$ $I_{AR}=4A$ f=100kHz Duty Cycle= 10% $T_{j}=+25\pm3^{\circ}C$ $T_{i}=+110 (+0 -5^{\circ}C)$
Operating Temperature Range	Тор	-55 to +150	°C	Note 3
Junction Temperature	Tj	+150	°C	
Storage Temperature Range	Tstg	-55 to +150	°C	Note 3
Soldering Temperature	Tsol	+260	°C	Note 4
ThermalResistance, Junction- to-Heat Sink	R <sub>th(J-S)</sub>			
		<del>5</del> 2	°C/W	Note 5
ThermalResistance, Junction- to-Ambient	Rth <sub>(J-A)</sub>	<del>175</del> 52	°C/W	
		52	1	

NOTES:

 $I_{DS}$  and  $P_{tot}$  ratings are in accordance with  $R_{th(j\cdot s).}$  The maximum theoretical  $I_D$  limit at  $T_{case}$  > +25°C can be obtained by using the following formula ( $I_D$  is limited by the 1. package and device construction):


$$I_{D} = \sqrt{\frac{T_{j(\max)} - T_{Case}}{\mathbf{R}_{th(i-s)}}} \times \mathbf{R}_{DS}(on) at T_{i(\max)}}$$

Where  $(r_{DS(on)} \text{ at } Tj(max) = 720 \text{m}\Omega$ For  $T_{case} > +25^{\circ}\text{C}$ , the power Dissipation derates linearly to 0W at  $T_{case} = +150^{\circ}\text{C}$ 2. Safe Operating Area applies as follows:



- 3. For Variants with hot solder dip lead finish all testing performed at Tamb>+125°C shall be carried out in a 100% inert atmosphere.
- 4. Duration 10 seconds maximum at a distance of not less than 1.5mm from the device body and the same lead shall not be resoldered until 3 minutes have elapsed.
- 5. Package mounted on infinite heatsink..

#### 1.6 PHYSICAL DIMENSIONS AND TERMINAL IDENTIFICATION Metal can Package (TO39) - 3 Lead



#### NOTES:

1. Terminal identification precised by reference to the tab position where Lead 1 = emitter, Lead 2 = base and Leave = collector.

2. Applies to all lead

3. Øb2 applies between L1 and L2. Øb applies between L1 and 12.7mm from the seating plane. Diameter the controlled within L1 and beyond 12.7mm from the seating plane.

4. Measured free the maximum diameter of the actual device.


5. This zone controlled for automatic handling. The variation in actual diameter within this zone shall

6. The ails of outline in this zone are optional.

7. Me ared from the tab centreline.



#### Surface Mount Package (SMD.5) - 3 Terminal





Symbols	Dimensio	Notes	
Symbols	Min	Max	- NOICES
Α	2.84	3.15	
A1	0.25	0.51	
b	7.13	7.39	
b1	5.58	5.84	
b2	2.28	2.54	2
b3	2.92	3.18	2
D	10.03	10.28	
D1	0.76	-	2
E	7.39	7.64	
е	1.91	2	

#### NOTES:

 The terminal identification is specified by the component's geometry. See Functional Diagram for the terminal connections.

2. 2 places.





#### NOTES:

1. The lid is not connected to any terminal.

#### 1.8 MATERIALS AND FINISHES

Materials and finishes shall be as follows:

- a) Case
  - For the metal can package, the case shall be hermetically sealed and have a metal body with hard glass seals.
    - For the surface mount package the case shall be hermetically sealed and have a ceramic body with a Kovar lid.
- b) Leads/Terminals As specified in Component Type Variants.

#### 2. REQUIREMENTS

#### 2.1 GENERAL

The complete requirements for procurement of the components specified herein are as stated in this specification and the ESCC Generic Specification. Permitted deviations from the Generic Specification, applicable to this specification only, are listed below.

Permitted deviations from the Generic Specification and this Detail Specification, formally agreed with specific Manufacturers on the basis that the alternative requirements are equivalent to the ESCC requirement and do not affect the component's reliability, are listed in the appendices attached to this specification.

#### 2.1.1 Deviations from the Generic Specification

2.1.1.1 Deviations from Screening Tests - Chart F3

- Verification of Safe Operating Area

The Safe Operating Area shall be verified by performing the VSD test specified in Room Temperature Electrical Measurements (Thermal Resistance, Junction-to-Heat Sink).

- A High Temperature Forward Bias test shall be performed instead of Power Burn-in. 2.1.1.2 Deviations from Qualification and Periodic Tests Chart F4
  - (a) Constant Acceleration is omitted.

(b) For SMD.5 Terminal Strength is not applicable

#### 2.2 WAFER LOT ACCEPTANCE

A SEM inspection shall be performed as defined in Chart F2 and Para 5.2.2 of the ESCC Generic Specification.

#### 2.3 MARKING

The marking shall be in accordance with the requirements of ESCC Basic Specification No. 21700 and as follows.

The information to be marked on the component shall be:

- (a) The ESCC Qualified components symbol (for ESCC qualified components only).
- (b) The ESCC Component Number.
- (c) Traceability information (Date Code).

2.4 TERMINAL STRENGTH

The test conditions for terminal strength, tested as specified in the ESCC Generic Specification, shall be as follows:

# For T039, Test Condition: E, lead fatigue. Terminal strength is not applicable for the SMD.5

2.5 <u>ELECTRICAL MEASUREMENTS AT ROOM, HIGH AND LOW TEMPERATURES</u> Electrical measurements shall be performed at room, high and low temperatures. Consolidated notes are given after the tables.

2.5.1	Room	Temperature	Electrical	Measurements

The measurements sh	all be p	erformed	l at Ta	mb=+2	22 ±3°C.	

Characteristics	Symbols	MIL-STD-750	Test Conditions	Limits		Units
	-	Test Method		Min	Max	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	3407	$V_{GS}=0V$ $I_D=1mA$ Bias Condition C	100	-	V
Gate-to-Source Leakage Current	I <sub>GSSF1</sub>	3411	$V_{GS}$ =+20V Bias Condition C, $V_{DS}$ =0V	-	+100	nA
	I <sub>GSSR1</sub>	3411	V <sub>GS</sub> =-20V Bias Condition C, V <sub>DS</sub> =0V	-100	-	nA
Drain Current	I <sub>DSS</sub>	3413	$V_{DS}$ =80% of rated $B_{VDSS}$ Bias Condition C, $V_{GS}$ =0V	-	10	μΑ
Gate-Source-Voltage (threshold)	V <sub>GS(th)</sub>	3403	$V_{GS} = V_{DS}$ $I_D = 1 mA$	2	4.5	V
Static Drain-to-Source on resistance	r <sub>DS(ON)</sub>	3421	$I_{D}=4A$ $V_{GS}=12V$ Note 1	-	0.3	Ω
Forward Voltage	V <sub>SD</sub>	4011	$I_{SD}=8A$ $V_{GS}=0V$ Note 1	-	1.5	V
Thermal Resistance Junction-to-Heat Sink	Rth(j-s)	3161	Note 2	-	5	°C/W
Input capacitance	Ciss	3431	V <sub>GS</sub> =+0V V <sub>DS</sub> =25V	527	791	pF
Output capacitance	Coss	3453	f=1MHz	76	114	pF
Reverse transfert capacitance	Crss	3433		31	47	pF
Total Gate Charge	Q <sub>g</sub>	3471	V <sub>DD</sub> =50V I <sub>D</sub> =4A	15	22	nC
Gate to Source charge	$Q_{gs}$		V <sub>GS</sub> =12V	<del>3</del> 2.5	<del>5</del> 4.5	nC nC
Gate to Drain charge	$Q_{gd}$			4 3.5	7 6	nC nC
Turn-on delay time	t <sub>d(on)</sub>	3472	$V_{DD}=50V$ $I_{D}=4A$	<del>6</del> 5	<del>15</del> 10	ns ns
Rise time	t <sub>r</sub>	-	$\begin{array}{c} R_G=4.7\Omega\\ V_{GS}=12V \end{array}$	4 2	<del>17</del> 9	ns ns
Turn-off delay time	t <sub>d(off)</sub>			13	30	ns
Fall time	tf			<del>3</del> 2.5	<del>8</del> 7.5	ns ns
Reverse Recovery Time	t <sub>rr</sub>	3473	$V_{DS}=50V$ $I_{SD}=8A$ $di/dt=100A/\mu s$ $Tj=+25 \pm 3^{\circ}C$	196	294	ns

2.5.2 High and Low Temperatures Electrical Measurements

Characteristics	Symbols	MIL-STD-750	Test Conditions	Limits		Units
Characteristics	Symbols	Test Method	Note 3	Min	Max	Units
Gate-to-Source	I <sub>GSSF1</sub>	3411	V <sub>GS</sub> =+20V	-	+200	nA
Leakage Current			Bias Condition C, V <sub>DS</sub> =0V			
			Tcase= +125 (+0-5)°C			
	I <sub>GSSR1</sub>	3411	V <sub>GS</sub> =-20V	-200	-	nA
			Bias Condition C, V <sub>DS</sub> =0V			
			Tcase= +125 (+0-5)°C			
Drain Current	I <sub>DSS</sub>	3413	V <sub>DS</sub> =80% of rated B <sub>VDSS</sub>	-	100	μA
			Bias Condition C, V <sub>GS</sub> =0V			
			Tcase= +125 (+0-5)°C			
Gate-Source	V <sub>GS(th)</sub>	3403	$V_{GS} = V_{DS}$	1.5	3.7	V
Voltage (threshold)			$I_D = 1mA$			
			Tcase= +125 (+0-5)°C			
			$V_{GS} = V_{DS}$	2.1	5.5	V
			$I_D = 1mA$			
			Tcase= -55 (+5-0)°C			
Static Drain-to-	r <sub>DS(ON)</sub>	3421	I <sub>D</sub> =4A		0.72	Ω
Source on			$V_{GS}=12V$			
resistance			Note 1			
			Tcase= +125 (+0-5)°C			
Forward Voltage	V <sub>SD</sub>	4011	I <sub>D</sub> =8A		1.275	V
			V <sub>GS</sub> =0V			
			Note 1			
			Tcase= +125 (+0-5)°C			

### 2.5.3 Notes to Electrical Measurement Tables

- 1) Pulse Width≤300µs, Duty Cycle≤2%.
- The Rth(j-s) limit is guaranteed by performing a ΔV<sub>SD</sub> (go-no-go) test. The following test conditions and limits shall apply:



- d. tpulse = 20ms
- e.  $tcal = 50 \mu s$
- f.  $V_{SD} = 140 \text{mV}$  minimum, 250 mV maximum.
- 3) Read and record measurements shall be performed on a sample of 5 components with 0 failures allowed. Alternatively a 100% inspection may be performed.

#### 2.6 PARAMETER DRIFT VALUES

Unless otherwise specified, the measurements shall be performed at Tamb=+22  $\pm$ 3°C. The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The drift values ( $\Delta$ ) shall not be exceeded for each characteristic specified. The corresponding absolute limit values for each characteristic shall not be exceeded.

		Limits			
Characteristics	Symbols	Drift Value	Abs	olute	Units
		$\Delta$	Min	Max	
Gate-to-Source	I <sub>GSSF1</sub>	± 50	-	+100	nA
Leakage Current		or (1)			
		$\pm 100\%$			
	I <sub>GSSR1</sub>	± 50	-100	-	nA
		or (1)			
		± 100%			
Drain Current	I <sub>DSS</sub>	±4	-	10	μA
		or (1)			
		±100%			
Gate-Source Voltage	V <sub>GS(th)</sub>	± 5%	2	4.5	V
(threshold)					
StaticDrain-Source on	R <sub>DS(ON)</sub>	$\pm 10\%$	-	0.3	Ω
resistance					

#### NOTES:

1. Whichever is the greater referred to the initial value.

#### 2.7 INTERMEDIATE AND END-POINT ELECTRICAL MEASUREMENTS

Unless otherwise specified, the measurements shall be performed at Tamb=+22  $\pm$ 3°C. The test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The limit values for each characteristic shall not be exceeded.

Characteristics	Symbols	MIL-STD-750	Test Conditions	Limits		Units
Characteristics	Symbols	Test Method	Test Conditions	Min	Max	Units
Drain Current	I <sub>DSS</sub>	3413	V <sub>DS</sub> =80% of rated B <sub>VDSS</sub>	-	10	μA
			Bias Condition C, V <sub>GS</sub> =0V			
Gate-Source	V <sub>GS(th)</sub>	3403	$V_{GS} = V_{DS}$	2	4.5	V
Voltage (threshold)			$I_D = 1 m A$			
StaticDrain-Source	r <sub>DS(ON)</sub>	3421	I <sub>D</sub> =4A		0.3	Ω
on resistance			V <sub>GS</sub> =12V			
			Note 1			

#### 2.8 HIGH TEMPERATURE REVERSE BIAS CONDITIONS

HTRB Burn-in shall be performed in accordance with MIL-STD-750, Test Metho 1042, Test Condition A with the following conditions:

Characteristics	Symbols	Test Conditions MIL-STD-750 Test Method 1042 Cond A	Units
Ambient Temperature	Tamb	+150	°C
Drain to Source	V <sub>DS</sub>	+80	V
Duration	-	240	hrs

2.9 HIGH TEMPERATURE FORWARD BIAS CONDITIONS.

HTFB Burn-in shall be performed in accordance with MIL-STD-750, Test Metho 1042, Test Condition B with the following conditions:

Characteristics	Symbols	Test Conditions MIL-STD-750 Test Method 1042 Cond B	Units
Ambient Temperature	Tamb	+150	°C
Gate to Source	V <sub>GS</sub>	+16	V
Duration	-	48	hrs

#### 2.10 OPERATING LIFE CONDITIONS

Operating Life shall be performed in accordance with MIL-STD-750, Test Metho 1042, Test Condition A (HTRB) and B (HTFB) with the following conditions:

#### HIGH TEMPERATURE REVERSE BIAS CONDITIONS (HTRB)

Characteristics	Symbols	Test Conditions MIL-STD-750 Test Method 1042 Cond A	Units
Ambient Temperature	Tamb	+150	°C
Drain to Source	V <sub>DS</sub>	+80	V
Duration	-	1000	hrs

#### HIGH TEMPERATURE FORWARD BIAS CONDITIONS (HTFB or HTGB)

Characteristics	Symbols	Test Conditions MIL-STD-750 Test Method 1042 Cond B	Units
Ambient Temperature	Tamb	+150	°C
Gate to Source	$V_{GS}$	+16	V
Duration	-	1000	hrs

#### 2.11 TOTAL DOSE RADIATION TESTING

All lots shall be irradiated in accordance with ESCC Basic Specification No.22900, standard dose rate (window 1: 3.6kRAD to 36kRAD per hour).

2.11.1 Bias Conditions and Total Dose Level for Total Dose Radiation Testing

The following bias condition (worst-case) shall be used for Total Dose Radiation Testing at  $T_{amb}=22\pm3^{\circ}C$ :

With  $V_{GS}$  bias = +15V and  $V_{DS}$ =0V during irradiation.

The total dose level applied shall be as specified in the component type variant information herein or in the Purchase order.

#### 2.11.2 Electrical Measurements for Total Dose Radiation Testing

Prior to irradiation testing the devices shall have successfully met Room Temperature Electrical Measurements specified herein.

Unless otherwise stated the measurements shall be performed at  $T_{amb}=22 \pm 3^{\circ}C$ .

Unless otherwise specified the test methods and test conditions shall be as per the corresponding test defined in Room Temperature Electrical Measurements.

The parameters to be measured during and on completion of irradiation testing, after 24 hours anneal at Room Temperature and after 168 hours anneal at +100±3°C are shown below.

Characteristics	Symbols	Limits	
Characteristics	Symbols	Drift Values (∆)	
Drain-to-source Voltage (Note 1)	V <sub>DSS</sub>	-25 %	
Gate-to-Source Leakage Current 1	I <sub>GSS1</sub>	+/- 1.5 nA	
Gate-to-Source Leakage Current 2	I <sub>GSS2</sub>	+/- 1.5 nA	
Drain Current	IDSS	+ 1µA	
Gate-to-Source Threshold Voltage	V <sub>GS(th)</sub>	-60 % / + 30 %	
Static Drain-to-Source	r <sub>DS(on)</sub>	+/- 10%	
On Resistance (TO-3)	1DS(00)	17 1878	
Source-to-Drain Diode Forward Voltage	V <sub>SD</sub>	+/- 2 %	
Total Gate Charge <sup>(a)</sup>	Qg	-5% / +40%	
Gate-to-Source Charge <sup>(a)</sup>	Q <sub>gs</sub>	+/- 35%	
Gate-to-Drain Charge <sup>(a)</sup>	Q <sub>gd</sub>	-5% / +130%	

(a) Parameter not measured after irradiation but guaranteed by the results obtained during the evaluation phase that proves this parameter is directly correlated to the V<sub>GSth</sub> shift.

#### APPENDIX 'A'

#### AGREED DEVIATIONS FOR STMICROELECTRONICS (F)

ITEMS AFFECTED	DESCRIPTION OF DEVIATIONS
Deviations from Room	The AC characteristics Ciss, Coss, Crss, Qg, Qgs, Qgd, td(on), tr, td(off),
Temperature Electrical	tf and trr may be considered guaranteed but not tested if successful
Measurements	pilot lot testing has been performed on the wafer lot in accordance
	with STMicroelectronics procedure 8212069, which includes AC
	(Ciss, Coss, Crss, Qg, Qgs, Qgd, td(on), tr, td(off), tf and trr)
	characteristic measurements per the Detail Specification.
	A summary of the pilot lot testing shall be provided if required by the
	Purchase Order.
Deviations from Electrical	The AC characteristics Qg, Qgs and Qgd need not be measured
Measurements for Total Dose	because they are guaranteed by the results obtained by
Radiation Testing	STMicroelectronics during the evaluation phase which proved
	these characteristics are directly correlated to the VGS(th) shift.
Deviations from Screening	Solderability is not applicable unless specifically stipulated in the Purchase Order.
Tests –Chart F3	

#### ADDITIONAL DATA - STMICROELECTRONICS (F)

Heavy ions characterization has been done on STRH100N10 part. But STRH8N10 is based on the same technology and same epitaxy. The results obtained on STRH100N10 are transposable to the STRH8N10.


(a) <u>Derating for Space Application</u>

These components are susceptible to Single Event Gate Rupture if operated in a space environment unless the following derating is applied. The derating for space applications was originally obtained on STRH100N10 devices under the following test conditions. The testing was performed in a vacuum at UCL (Louvain-la-Neuve, Belgium):

Ion used = Kr LET = 32 (MeV / (mg/cm2)) Energy = 768 MeV Range = 94  $\mu$ m

$V_{\text{DS}} \leq 100 V$	When	$V_{GS} = 0V$
$V_{\text{DS}} \leq 80V$	When	$V_{GS} = -2V$
$V_{\text{DS}} \le 60V$	When	$V_{GS} = -5V$
$V_{\text{DS}} \leq 30V$	When	$V_{GS} = -10V$
$V_{\text{DS}} \leq 10V$	When	$V_{GS} = -20V$

#### Single Event Effect Safe Operating Area (for STRH100N10)



Justification:

Delete the TO-39, this package does not meet of customer expectations (no space market demand). ST has not manufactured and sold any products in this version (TO-39).

A Contrary the SMD.5 is requested, the ESCC qualification has been done according this package and also from new silicon for which the thickness of the gate oxide is 470Å instead of 350Å on the previous one  $\rightarrow$  meaning a review of the limits (mainly AC test parameters).